



PACKET ARCHITECTS AB

---

## **L2 VLAN User Guide**

---

Revision a1af031  
September 1, 2016©Packet Architects AB.



# Contents

<b>1</b>	<b>Overview</b>	<b>11</b>
<b>2</b>	<b>Packet Processing</b>	<b>15</b>
2.1	Ingress Packet Processing	15
2.2	Egress Packet Processing	16
2.3	Port Numbering Table	16
2.4	Forwarding Entries	17
2.4.1	Hashing Function	18
2.5	Learning Unit	20
2.6	Age Unit	20
2.7	Spanning Tree	20
2.8	Determine the final portmask	21
2.9	Software Access to Forwarding Tables and Age Tables	21
2.10	Mirroring	21
<b>3</b>	<b>VLAN Processing</b>	<b>23</b>
3.1	Assignment of VID	24
3.2	VLAN operations	24
<b>4</b>	<b>Classification</b>	<b>27</b>
4.1	Order of Classification	27
4.2	Classification On The DA MAC Address ranges	28
4.3	First Classification Table	28
4.4	Second Classification Table	28
4.5	Reason To Cpu	28
<b>5</b>	<b>Protocol Type Packet Filtering</b>	<b>29</b>
<b>6</b>	<b>Buffer Memory Resource Limiters</b>	<b>31</b>
6.1	Resource Limiter: Egress Port and Priority	31
6.1.1	Unicast Limits	31
6.1.2	Multicast Limits	31
6.1.3	Default Settings	32
6.1.4	Drop Counters	32
<b>7</b>	<b>Strict Priority Scheduler</b>	<b>33</b>
7.1	Determine a packets Queue Priority	33
<b>8</b>	<b>Queue Management</b>	<b>35</b>
8.1	Disable Scheduling To Port	35
8.2	Disable Queueing To Port	35
8.3	Drain Port	35
8.4	Redirect	35

<b>9 Multicast BroadCast Storm Control</b>	<b>37</b>
9.1 Multicast Packet	37
9.2 Operation	37
9.3 Default Settings	37
<b>10 Packet To And From The CPU port</b>	<b>39</b>
10.1 Packet From CPU Port	39
10.2 Packet Filtering To The CPU Port	39
10.3 Packet To The CPU Port	40
<b>11 Core Interface Description</b>	<b>43</b>
11.1 Clock, Reset and Initialization interface	43
11.2 Packet Interface	44
11.3 Configuration Interface	45
<b>12 Configuration Interface</b>	<b>47</b>
12.1 Request Types	47
12.2 Reply Types	47
12.3 Transaction Identifier	48
12.4 Accumulator Accesses	48
<b>13 Register and Table Mapping</b>	<b>51</b>
13.1 Address Space For Tables and Registers	51
13.2 Byte Order	51
13.3 Register and Table Overview	52
13.4 Core Information	54
13.4.1 Core Version	54
13.5 Egress Packet Processing	54
13.5.1 Egress Port Packet Type Filter	54
13.5.2 Egress Port Table	55
13.5.3 Egress Queue To PCP And CFI/DEI Mapping Table	56
13.5.4 Egress Port Configuration	56
13.5.5 Egress Ethernet Types for VLAN tags	57
13.5.6 Disable CPU tag on CPU Port	57
13.6 Flow Control	58
13.6.1 Source Port Counter 0	58
13.6.2 Source Port Counter 1	58
13.6.3 Source Port Counter 2	58
13.6.4 Source Port Counter 3	58
13.6.5 Source Port Counter 4	59
13.6.6 Source Port Counter 5	59
13.6.7 Source Port Counter 6	59
13.6.8 Source Port Counter 7	59
13.6.9 Source Port Counter 8	60
13.6.10 Maximum Buffer Utilization Turn On Limit	60
13.6.11 Maximum Buffer Utilization Turn Off Limit	60
13.6.12 Port Turn On Pause Limit	60
13.6.13 Port Turn Off Pause Limit	61
13.7 Ingress Packet Processing	61
13.7.1 Source Port Table	61
13.7.2 VLAN Table	62
13.7.3 VLAN PCP To Egress Queue Mapping Table	63
13.7.4 L2 Multicast Table	63
13.7.5 L2 DA Hash Lookup Table	64
13.7.6 L2 Destination Table	64
13.7.7 L2 Aging Table	64
13.7.8 MPLS Exp Field To Egress Queue Mapping Table	65



13.7.9	IP TOS Field To Egress Queue Mapping Table	65
13.7.10	Enable enqueue to ports and queues	65
13.7.11	Egress Low Priority Resource Limiter	66
13.7.12	Egress High Priority Resource Limiter	66
13.7.13	Low Priority Unicast Occupancy Limit	66
13.7.14	High Priority Unicast Occupancy Limit	67
13.7.15	Low Priority Multicast Occupancy Limit	67
13.7.16	High Priority Multicast Occupancy Limit	67
13.7.17	Forward From CPU	67
13.7.18	Egress Spanning Tree State	68
13.7.19	Force Untagged VLAN Packet To Specific Egress Queue	68
13.7.20	Link Aggregate	68
13.7.21	Link Aggregate Hash Weights	69
13.7.22	Ingress Ethernet Types for VLAN tags	69
13.7.23	L2 Aging Collision Table	69
13.7.24	Force Unknown PPPoE Packet To Specific Egress Queue	70
13.7.25	Ingress Port Packet Type Filter	70
13.7.26	Ingress First ACL Result Operation Entries	71
13.7.27	Ingress Second ACL Result Operation Entries	72
13.7.28	Send to CPU	72
13.7.29	L2 Lookup Collision Table	73
13.7.30	Reserved Destination MAC Address Range	73
13.7.31	Reserved Source MAC Address Range	74
13.7.32	Ingress First ACL Match Data Entries	75
13.7.33	Ingress Second ACL Match Data Entries	78
13.7.34	Learning Enable	81
13.7.35	Age Enable	81
13.7.36	Time to Age	81
13.7.37	Learning And Aging Software Access Control	81
13.7.38	MBSC Configuration	82
13.7.39	MBSC Current Size	82
13.7.40	MBSC Enable	82
13.7.41	MBSC Status	83
13.8	Shared Buffer Memory	83
13.8.1	Buffer Free	83
13.8.2	Drain Port	83
13.8.3	Output Disable	84
13.8.4	Redirect	84
13.8.5	Egress Port Resource Management	84
13.8.6	Egress Queue Resource Management	85
13.9	Statistics	85
13.9.1	Drain Port Drop	85
13.9.2	Serial to Parallel Overflow Drop	85
13.9.3	Serial to Parallel Broken Drop	86
13.9.4	Egress Packet Filtering Drop	86
13.9.5	Ingress Packet Filtering Drop	86
13.9.6	Ingress First ACL Drop	86
13.9.7	Ingress Second ACL Drop	87
13.9.8	Empty Mask Drop	87
13.9.9	L2 Flag Drop	87
13.9.10	MBSC Drop	87
13.9.11	Reserved MAC Address Drop	88
13.9.12	Egress Spanning Tree Drop	88
13.9.13	Egress Port Overuse Drop with Low Priority	88
13.9.14	Egress Port Overuse Drop with High Priority	88
13.9.15	Multicast Overuse Drop with Low Priority	89
13.9.16	Multicast Overuse Drop with High Priority	89



---

13.9.17 Ingress Spanning Tree Drop: Listen . . . . .	89
13.9.18 Ingress Spanning Tree Drop: Learning . . . . .	89
13.9.19 Ingress Spanning Tree Drop: Blocking . . . . .	90
13.9.20 VLAN Member Drop . . . . .	90
13.9.21 Minimum Allowed VLAN Drop . . . . .	90
13.9.22 Maximum Allowed VLAN Drop . . . . .	90
13.9.23 Not Learnt . . . . .	91
13.9.24 Buffer Overflow Drop . . . . .	91
13.9.25 Buffer Broken Drop . . . . .	91
13.9.26 Egress Port Disabled Drop . . . . .	91
<b>14 FlexSwitch Configuration</b>	<b>93</b>
14.1 Ingress Packet Processing Application Code . . . . .	93
14.2 Egress Packet Processing Application Code . . . . .	93



# List of Figures

1.1	Switch Core Overview	11
2.1	Forwarding Entries Overview	18
2.2	Determine final portmask	22
3.1	VLAN Operations Overview	23
3.2	VLAN Packet Operations	25
4.1	Classification with Multiple Hits	27
7.1	Egress Queue Priority Selection Diagram	34
9.1	Token bucket Illustration	38
10.1	Packet from CPU with CPU tag	40
10.2	Packet to CPU with CPU tag	40
11.1	Core Initialization	44
11.2	Sending and Receiving packets (without error)	45
11.3	Sending and Receiving packets (with error)	45
11.4	Halted transmit packet	45
12.1	Completion time, even to the same register, may vary	47
12.2	Two outstanding read accesses	48
12.3	Read from a wide register	48
12.4	Write to a wide register	49
13.1	Address space usage by tables	51





# List of Tables

2.1	Port Numbering Table	16
10.1	From CPU tag format	39
10.2	To CPU tag format	41
10.3	Reason for packet to CPU table	41
11.1	Clock and Reset interfaces	43
11.2	Packet RX interface	44
11.3	Packet TX interface	44
11.4	The signals for an instance of the configuration interface	46
11.5	Configuration interfaces for this core	46
13.1	Network Byte Order Table	52



# Chapter 1

## Overview

This L2 Ethernet Switching IP offers full wire-speed on all ports with upto 10.0Gbit in bandwidth. Each of the 9 ports comes with 8 queues which are controlled by strict priority scheduler allowing the most timing critical packets to get minimal delay. The switching core is built around a shared buffer memory architecture capable of simultaneous wire-speed switching on all ports, without head of line blocking. It offers dynamic per port and per priority usage of the packet buffer memory along with buffer limiters to limit how much an egress port can use of the total buffer memory. The buffer memory consists of 1024 cells which are 160 bytes each.




Figure 1.1: Switch Core Overview

The L2 Ethernet Switching IP features a configuration interface allowing setup of tables and registers. This IP requires no software setup to be used, it is ready to receive and forward Ethernet frames once its reset sequence has been completed.

The features of this IP are listed below.

## Feature Overview

- 9 × 10.0Gigabit Ethernet ports
- Full wirespeed on all ports and all Ethernet frame sizes
- Store and Forward shared memory architecture
- Support for Jumbo frames of up to 9.6K byte frame sizes
- Passes all mesh tests with all packet sizes up to 16K bytes
- Full support for queue management operations from configuration interface
- Input and Output mirroring
- Link aggregation
- Two ACLs with 32 entry and 8 entry each, available for L2 and L3 fields
- Reserved MAC ranges for source MAC addresses and destination MAC addresses
- VLAN operations(push,pop,swap,pop all) on both ingress and egress
- 4K entry L2 MAC table, hash based 4-way
- 4K entry VLAN table
- 8 entry CAM to solve hash collisions
- 4K entry L2 multicast table
- Automatic aging and wire-speed learning of L2 addresses. Does not require any CPU/software intervention
- Spanning tree support, ingress and egress checks
- 8 entry Learning FIFO used by learning engine
- 1310720 bits shared packet buffer memory for all ports divided into 1024 cells each of 160 bytes size
- 8 priority queues per egress port
- Configurable mapping of egress queue from IP TOS, MPLS exp/tc or a packets VLANs PCP bits.
- Strict Priority Scheduler
- Resource counters with configurable limits per egress port, egress queue and multicast in buffer memory
- configuration interface for accessing configuration and status registers/tables in IP
- Switching IP's 9 ports can be connected to any ports in the FPGA
- Flow control 802.3 utilizing Xilinx MACs pause handling, easy to adapt to other MACs pause handling
- Multicast/Broadcast storm control - packet or bandwidth based per egress port setting



## A Packets Way Through The IP

This section describes the path of a packet through the core from reception to transmission, i.e from the RX MAC bus to the TX MAC bus. See Figure 1.1.

1. A packet is received on the RX MAC bus with a *start of packet* signal.
2. The asynchronous ingress FIFO synchronizes the incoming data from the data rate of the MAC clock to the data rate of the core clock.
3. The serial to parallel converter accumulates 160 bytes to build a cell, and the cell is sent to ingress processing. This is repeated until the *end of packet* signal is asserted.
4. Ingress processing (see chapter 2.1) determines the destination port (or ports) and egress queue of the packet. It then decides whether the packet shall be queued or dropped.
5. Unless it is dropped, the packet is written cell-by-cell into the buffer memory.
6. Once the entire packet is written to buffer memory, it is placed in one or more egress queues and made available to the egress scheduler.
7. When an instance of the packet is selected for output by the egress scheduler, the queue manager will read the packet from the buffer memory and send it, cell-by-cell to the egress packet processing.
8. Egress processing (see chapter 2.2) determines how and if the packet shall be sent out.
9. The parallel to serial converter divides the cell into smaller parts and feeds the parts to the asynchronous egress FIFO
10. An asynchronous FIFO synchronizes the outgoing data from the core clock to the MAC clock.
11. Data is transmitted on the output port.





## Chapter 2

# Packet Processing

The packet forwarding is done by the ingress packet processing. This switching core has both ingress and egress packet processing. The packet processing is done in the following order:

### 2.1 Ingress Packet Processing

The ingress packet processing is done as soon as the packet enters the switch. The packet is not sent to the buffer memory until the egress destination queue is known.

1. Extract the MAC SA,DA and higher protocol from the incoming packet.
2. Check if the packet is from the CPU port (the highest numbered port) and has a extra CPU tag. If true, remove the CPU tag and extract the CPU tags fields for destination ports and destination queue.
3. Determine if the packet has a single VLAN,dual VLAN and if it is a known L3 protocol such as IPv4, IPv6, MPLS or encapsulated in a PPPoE frame.
4. Check if the packet has a reserved destination MAC and if so then do the operations which is setup in [Reserved Destination MAC Address Range](#)
5. Check if packet is multicast packet with DA = 0xff:ff:ff:ff:ff:ff or the broadcast bit (=Bit 40) in the DA is set to one. If either of the above is true, the packet is broadcast to all VLAN member ports.
6. Check the ingress port filter and drop packet if they are not allowed on the source port. The filter is described in [Ingress Port Packet Type Filter](#)
7. Do the first and second ingress classification. The fields which shall be compared is located in [Ingress First ACL Match Data Entries](#) and [Ingress Second ACL Match Data Entries](#) while the result and the operation to be carried out is specified in [Ingress First ACL Result Operation Entries](#) and in [Ingress Second ACL Result Operation Entries](#).
8. Check the packet's DA to determine if it is a BPDU (DA MAC = 01:80:c2:00:00:00)or Rapid Spanning Tree Protocol BPDU packet (DA MAC = 01:00:0c:cc:cc:cd) or matching the customized CPU MAC address. This packet shall be sent to the CPU port if the corresponding CPU port filtering rule is enabled in [Send to CPU](#).
9. The VID for the packet by looking at the [Source Port Table](#). The VID can be selected from the packets outermost VLAN header or from the source port table.If an incoming packet does not have a VLAN tag then a default VLAN tag is used from the source port table.
10. The source port table allows a packet VLAN operation which allows a packet to add, remove , swap the incoming packets VLAN headers.
11. Do the ingress VLAN lookup on the packets determined VID. A number of VLAN operations can be done on the packet per VLAN. The packet is verified that it is allowed to enter this VLAN otherwise it is dropped and a counter is updated.

12. Check the incoming source port's spanning tree state. This is specified in the ingress table **Source Port Table**.
13. The packet's source address plus GID and port information is sent to the learning engine.
14. Assign the egress queue by looking at the packet fields along with the assignment according section 7.1.
15. Check if the source port shall be mirrored to another port, by reading out the corresponding entry in the **Source Port Table**, and if so then add this port to destination portmask.
16. Do the destination address lookup in the **L2 DA Hash Lookup Table**, which can return a single destination port or multiple egress ports (if the destination address points to a multicast entry). If the DA lookup fails then the packet is flooded to all the members of the packet's VLAN.
17. For all egress ports which the packet is destined for, check the egress spanning tree state in **Egress Spanning Tree State**. Remove the ports which the packet is not allowed to be sent out on.
18. If the packet is a multicast or broadcast then the Multicast BroadCast Storm control is asked to check if there is too much multicast / broadcast traffic.
19. Check if any of the egress ports are exceeding their shared memory allocation limits. If the packet is a unicast then the current buffer level is checked against the **Low Priority Unicast Occupancy Limit** or **High Priority Unicast Occupancy Limit** depending on the assigned egress queue priority of the packet. If the packet is a multicast packet (A packet going to multiple ports) then the **Low Priority Multicast Occupancy Limit** or **High Priority Multicast Occupancy Limit** is consulted depending on the assigned egress queue priority of the packet.
20. Before a packet is allowed to be queued on a egress port the egress port filtering is applied to each egress port. The filtering is described in **Egress Port Packet Type Filter**.

## 2.2 Egress Packet Processing

The egress packet processing is done with respect to egress port operations. Before the packet is transmitted out, the **Egress Port Configuration** is checked which allows for new VLAN operations on the packet. There is support to disable the port which means packets to the port will be scheduled but nothing actually is sent out from the port, the queues on the port will be emptied but no packets will be sent to the MAC.

## 2.3 Port Numbering Table

The port table shows which ports exist and how they are numbered. The last port serves as a CPU port if this feature is used.

Port Number	Port Number and Multicast Table Bit	Is CPU Port?
Port 0	0	No
Port 1	1	No
Port 2	2	No
Port 3	3	No
Port 4	4	No
Port 5	5	No
Port 6	6	No
Port 7	7	No
Port 8	8	Yes

Table 2.1: Port Numbering Table





## 2.4 Forwarding Entries

To forward a packet inside this core the following steps are performed:

1. The Destination Address (DA) from the incoming Ethernet frame is extracted
2. The Virtual LAN Identifier (VID) is assigned by following the rules which has been setup in the **Source Port Table**
3. The **VLAN Table** is looked up to determine the Global IDentifier (GID)
4. The GID and DA is hashed into a 10 bit address see [2.4.1](#)
5. The generated hash address used to read out the **L2 Destination Table** at four places in parallel
6. The GID and DA is compared with all the entries inside the **L2 Lookup Collision Table**
7. If any of the tables contains the correct GID and DA this entry is choosen as a hit.
8. The correctspoding memory entry inside **L2 Destination Table** is read out and used as the answer entry for the lookup.
9. If the **L2 Destination Table** has the **uc** bit set to zero then the **L2 Multicast Table** is used to read out the address pointed to by the **destPort or mcAddr**
10. If the there was no hit the packet is flooded to all the membership ports of the entry in the **VLAN Table**.

The process in shown in the figure [2.1](#).






Figure 2.1: Forwarding Entries Overview

### 2.4.1 Hashing Function

This section describes the hash function used in this IP. The hash function receives the MAC address and GID as an input and it returns a hash with the same bit width as the address for **L2 DA Hash Lookup Table**. The function splits the input into smaller pieces, each having the same width as the hash, and then performs a XOR on all these pieces to obtain the hash output. The PAC code for the hashing function is shown below.

```
#define GID_W 12
#define c.FOLD_CNT (48+GID_W)/10
typedef t_keySize bit:(48+GID_W);
typedef t_hashKey bit:12

t_hashKey buildHashKey(t_keySize key) {
    int i;
    int j;

    t_hashKey hashkey;
    t_keySize inner_key;

    inner_key = key;
```



```
inner_key <7:0>    = key <47:40>;
inner_key <15:8>   = key <39:32>;
inner_key <23:16>  = key <31:24>;
inner_key <31:24> = key <23:16>;
inner_key <39:32> = key <15:8>;
inner_key <47:40> = key <7:0>;
j              = c_HASHKEY_W-1;
hashkey = inner_key <j:0>;
for (i=1; i<c_FOLD_CNT; i++)
    hashkey = hashkey ^ (inner_key >>(c_HASHKEY_W*i));

return hashkey;
}
```



## 2.5 Learning Unit

The IP has a dedicated learning unit in hardware, which is tasked with learning L2 MAC addresses as entries in the **L2 DA Hash Lookup Table**. The **L2 DA Hash Lookup Table** has been implemented as four parallel tables of equal sizes and these are called *hash buckets*. The learning unit receives an extracted L2 MAC address, the source port and a hash address, generated as per section 2.4.1 above, from the incoming packet. This information is then used as an index to update the **L2 DA Hash Lookup Table** by looking for a free position, at an index equal to the hash address, in either of the *hash buckets*.

Additionally, the learning engine updates the **L2 Destination Table** with the source port for the corresponding MAC entry. The engine can be turned on or off using the **Learning Enable** register. Even if learning is enabled, whether a particular entry gets learnt or not, is affected by the ingress spanning tree state. If the **spt** field of **Source Port Table**, corresponding to the packet's source port, is *Blocking* or *Listening* then the packet will not be learnt. Again, if the packet was a hit in any of the classification or ingress filtering rules it will not be learnt either.

The **Not Learnt** counter gives the number of entries that were not learnt due to an overflow of a fifo in the learning engine. This gives an insight into the learning engine's internal state.

## 2.6 Age Unit

The aging functionality will age out existing entries in the **L2 DA Hash Lookup Table** which have not been hit in a period of time. This unit uses the **L2 Aging Table** to determine if an entry has been hit or not. The register **Age Enable** can be used to toggle the aging functionality on or off. The Age unit has settings on how many clock cycles it will wait before it starts to age out entries, configurable via the the **Time to Age** register. The *age-timeout* (in cycles) is the sum of **Time to Age** and the depth of the **L2 Destination Table**.

The *hit* bit of entries in the **L2 Aging Table** are updated every time a packet hits a corresponding entry in the **L2 DA Hash Lookup Table**. It should also be noted that all new entries written to the **L2 Aging Table** are initialised with their hit bit as high so as to prevent them from being aged out immediately. If an entry has been hit, or has been initialized in the previous *age-timeout* cycles, the entry is updated as valid, without a hit. In the next *age-timeout* cycles if that same entry is not hit, it is marked as invalid and the entry can be considered to be aged out. An aged out entry can be learned again.

The *static* bit of entries in the **L2 Aging Table** can be used to mark entries that the user does not want to be aged out. The procedure for setting up static L2 entries is described below.

- Generate the 10 bit hash of the desired MAC address using the same hash function as described in section 2.4.1.
- Append two bits at the MSB of the hash, which will reflect the chosen bucket number. The bucket number is used to distinguish between the four parallel L2 tables.
- Use the configuration interface described in chapter 12 to issue writes to the **L2 DA Hash Lookup Table**, the **L2 Aging Table** and the **L2 Destination Table**, using the address derived in the previous stage.

## 2.7 Spanning Tree

The **spt** field of **Source Port Table**, can be configured for each source port. Similarly, the *stpState* in the **Egress Spanning Tree State** can be configured for each egress port. There are a number of states which these fields can have, *Disabled*(0), *Blocking*(1), *Listening*(2), *Learning*(3) and *Forwarding*(4). The corresponding values of the *spt* field are indicated above in parenthesis. A packet from the CPU can be sent out on a egress port by setting the **Forward From CPU** even though the spanning tree state says it is not allowed.



## 2.8 Determine the final portmask

The portmask is a bitmask, equal to the size of the number of ports in bits, which indicates to which ports a packet shall be sent out on. Since a packet goes through multiple lookups and some of them can result in a destination port this section shows how the final portmask is determined. The final portmask takes both packet filtering described in chapter 5 and the Classification described in chapter 4 into account to determine the final outcome.

This is shown in figure 2.2.

1. If the packet contains a CPU tag which contains a portmask, then this portmask is used. The exception to this rule is if any of the ACL or ingress or egress filtering drops the packet.
2. The packets destination address is checked with the mac ranges. If the mac ranges is hit then the portmask is determined if the mac ranges has a send to CPU bit set.
3. The first and second ACL classification engines are looked up to determine if there is any send to CPU or send to port instructions set. If this is the case then the packet is sent to the destination ports.
4. The L2 MAC destination lookup is done. A L2 lookup can result in either a single destination port or multiple ports depending on if the packet is a unicast or multicast.
5. Depending on the packet type and the packet filtering setup rules the ports which are not allowed to send out the packet is removed from the final portmask.

## 2.9 Software Access to Forwarding Tables and Age Tables

The learning engine, the age engine and the hit engine constantly will update the forwarding tables such as [L2 DA Hash Lookup Table](#), the [L2 Destination Table](#) and the [L2 Aging Table](#). Therefore before any update to these three tables can be accessed by software through the CPU interace, each of the units shall be deactivated. If not doing so might cause the switch act non-deterministic.

The related register for this operation is [Learning And Aging Software Access Control](#) with three fields. The three units are deactivated by setting all bits to 1 in this register, and the register needs to be reset to 0 again once the software completed forwarding tables updates.

## 2.10 Mirroring

The IP allows input and output mirroring. The input mirroring allows all traffic on a input port to be sent out on any port. If multiple ports are transmitting to the same egress port, a mix of packets from the mirrored port and the normal traffic will be sent out. The input mirroring functionality can be enabled per source port, using the *inputMirrorEnabled* field of the relevant source port entry in the [Source Port Table](#). The ports that are mirrored to, per source port, can be configured using the *destInputMirror* field of the entries in the [Source Port Table](#).

Output mirroring allows the user to select an egress port to be mirrored, enabled using the *outputMirrorEnabled* field of the relevant egress port entry in the [Egress Port Table](#). All its traffic will be sent out on the mirrored egress port, which is set up in the *destOutputMirror* field of the corresponding entry in the [Egress Port Table](#). Mirrored packets will be counted as multicast packets since they are sent out on multiple egress ports. Egress resource limits for multicast packets, configurable in the [Low Priority Multicast Occupancy Limit](#) and [High Priority Multicast Occupancy Limit](#), will be used to limit this traffic.






Figure 2.2: Determine final portmask



# Chapter 3

## VLAN Processing

This core is equipped with complex VLAN processing which allows the user to add, remove and swap the VLAN headers in the packet. These VLAN operations can be done at three places in this IP, first at the ingress port when the packet enters the switch by using the **vlanSingleOp** field in **Source Port Table**. The second place is when the assigned VID (see section 3.1) is used to read out a entry from the **VLAN Table**, and the VLAN processing can be affected by configuring the **vlanSingleOp** field in the **VLAN Table**. Finally when the packet is going to be sent out on the egress port, the **vlanSingleOp** field in the **Egress Port Configuration** can be configured for VLAN processing operations. The figure 3.1 illustrates this process.




Figure 3.1: VLAN Operations Overview

### 3.1 Assignment of VID

All packets entering the switch will be assigned a VID which is used to lookup the **VLAN Table**. The assignment of this VID is done either from the packet's outermost VLAN or from the **Source Port Table**, and this is configurable via the **vidSel** field in the **VLAN Table**. In the latter case, the assigned VID has the same value as the **defaultVid** field in the **Source Port Table**.

### 3.2 VLAN operations

There are a number of operations which can be done on the packet's VLAN headers and they are listed in the table below.

- Pop - The outermost VLAN label on the packet is removed
- Push - A new VLAN header is added to the packet. The selection of each of the VLAN fields such as vid, pcp and dei/cfi bits are configurable. These fields can come either from the packet or from the table.
- Swap - The outermost VLAN identifier will be replaced by a VID or data from the table entry. It also allows swapping of certain fields such as the pcp bits and the cfi/dei bit.
- Penultimate Pop - All VLAN labels are removed from the packet.

Figure 3.2 shows the effect of these operations on a packet.






Figure 3.2: VLAN Packet Operations



# Chapter 4

## Classification

This core is equipped with three classification engines which are implemented in the form of the **Reserved Destination MAC Address Range**, the first ingress classification table and the second ingress classification table. Out of these, the latter two are separated into a *Match Data* table and a *Result Operation* table (details in sections 4.3 and 4.4). All three classification engines are located on the ingress path and take effect before the VLAN and destination lookup has been done. The result from a classification can be to drop the packet, force an egress priority, send packet to the CPU or send the packet to a specific port. Specifically for sections 4.3 and 4.4, it is possible to have multiple actions to be hit. If multiple actions hit the same rule, such as force priority, then the rule which has the highest entry number is the result which will be used. This is illustrated in figure 4.1.




Figure 4.1: Classification with Multiple Hits

Each classification table has a number of fields that shall be compared to corresponding fields in the packet. The comparison can be turned on/off individually for each field and for each entry.

All the classification entries have a source port mask which says which ports the rule shall apply to. This means that it is possible to create rules which only applies to certain ports and other rules for other ports.

If the action is send to CPU or send to a port then the normal L2 forwarding is not done on a packet, learning is also disabled for the packet.

If the action is force priority then normal learning and l2 forwarding is done on the packet.

### 4.1 Order of Classification

The classification of packets is done in a specific order, starting with the destination MAC range followed by the first ingress classification table followed by the second classification table. If a destination MAC range is hit and then something in the first classification table is hit the reason to the CPU will be from the first classification since this is done after the destination MAC range classification.

## 4.2 Classification On The DA MAC Address ranges

The packet processing allows a user to setup filters which allows the incoming packets to be sent to the CPU based on destination MAC address as ranges. An option to drop the packet is also available. The **sendToCpu** option allows the packet to be sent to the CPU, and when activated, this will override normal L2 forwarding and send the packet to only the CPU port. This can be setup in **Reserved Destination MAC Address Range**. Since the classification engines are located prior to the normal L2 processing engine, all packets with a DA MAC within the specified range, irrespective of their eligibility for broadcast, shall be affected by the **Reserved Destination MAC Address Range**.

## 4.3 First Classification Table

The first classification table is comprised of the **Ingress First ACL Match Data Entries** and the **Ingress First ACL Result Operation Entries**. The former consists of fields like **daMac** which will be compared against the incoming packet's corresponding field (in this example, the destination MAC address) to determine if the packet should be affected by this classification engine. In addition, the **Ingress First ACL Match Data Entries** also consists of fields such as **compareDaMac** which, when set high, activate the corresponding matching criteria. When an incoming packet is matched against all the fields of an entry in the **Ingress First ACL Match Data Entries** that are enabled, the matching index is used to lookup the **Ingress First ACL Result Operation Entries**. The entry in this *Result Operation* table will determine how the packet is going to be processed.

## 4.4 Second Classification Table

The second classification table comprises of the **Ingress Second ACL Match Data Entries** and the **Ingress First ACL Result Operation Entries**. It functions in the same way as 4.3 with an added **saMac** field in the corresponding *Match Data* table.

## 4.5 Reason To Cpu

Each of the above classification engines has the possibility to send the packet to the CPU. If one is hit and sends the packet to the CPU then a CPU tag will be added to the packet. The CPU tag will contain a identifier, reason to CPU field, which allows the software to determine which entry was hit and which table was hit.



## Chapter 5

# Protocol Type Packet Filtering

This chapter gives an overview of the filtering options available on both ingress and egress. These kind of filtering allows different types of packets to be accepted or dropped. Example of packet types are Service VLAN tagged, Customer VLAN tagged, IPv4, IPv6, MPLS and Broadcast.

There are two filters, The first filter is applied at the source port as packets enter the IP and this is described in **Ingress Port Packet Type Filter**. Secondly, as the packet is ready to be queued, the **Egress Port Packet Type Filter** is applied for each egress port which the packet is to be queued onto.

The **Egress Port Packet Type Filter** and **Ingress Port Packet Type Filter** is setup unique for each ingress and egress port. A packet of a certain type can be allowed to enter on a certain ingress port but this does not mean it is allowed to transmit such a frame.

In addition to the egress port packet type filter there is also a source port filter on the egress port. This allows a user to setup whether packets from a certain source port are sent out on an egress port.

The outcome of the filtering options are either to drop a packet or to allow a packet. Packets which are dropped due to ingress or egress filtering are recorded in the drop counters.

For the egress drop counter to be updated all egress ports have to be filtered out. If one instance of the packet is not filtered out then the drop counter will not be updated.

The filtering on both the ingress and egress is done by extracting the Ethernet type fields and certain fields inside the packet.



## Chapter 6

# Buffer Memory Resource Limiters

The shared buffer memory may provide different kind of resource limiters according to user requirements and this core features one based on packet priorities for each egress port. The resource limiter granularity is cells, and there are 1024 cells of 160 bytes each available in the buffer memory.

Thus, a 1600 byte packet will occupy 10.0 cells in the buffer memory. A packet longer than  $n$  cells but shorter than  $(n+1)$  cells will require  $(n+1)$  cells for storage. For example, a 161-byte packet will use two cells.

### 6.1 Resource Limiter: Egress Port and Priority

The switching core has 8 egress priority queues per egress port. Before the packets are put into any queue, the resource limiter checks if the buffer memory has room for more packets. If the limits are exceeded then incoming packets will be dropped.

The purpose of the resource limiter in this core is to enable packets with highest priority to pass through as much as possible. By means of dividing all packets to two brackets where the higher bracket contains packets with highest priority and the lower bracket for the rest, separate occupancy limits on the two brackets can be setup either for unicasts or multicasts.

#### 6.1.1 Unicast Limits

For each egress port, the lower bracket limit is set to drop packets before the higher bracket limit starts to drop packets (lower bracket limit < higher bracket limit). This means that on an overloaded egress port the low priority packets will start to be dropped before the highest priority packets starts to drop.<sup>1</sup>

Neither limiter will be activated until a total buffer memory occupancy level has been reached respectively. When the switch is in an uncongested situation this will allow a queue to grow beyond the queue limit and avoid drops. This would not punish high priority traffic as there is plenty of room in the buffer memory.

However, since the packets will still be accepted when the occupancy is *limit-1* and there is a time lag between the resource limiter and the packets being written to the buffer memory, the absolute maximum amount of unicast data that an egress port may have queued for transmission is actually above the limit (In the worst case the overload could be several maximum size packets). If those extra cells fill up the buffer memory, the resource limiter will not operate as expected and instead the buffer memory will block all incoming packets mercilessly.

#### 6.1.2 Multicast Limits

A multicast packet is any packet which is going to be sent to multiple egress ports. The multicast resource limiter is invoked under the same condition as the unicast limiter. After it is activated, two limits can be configured for both higher and lower brackets as well. Since unicast packets and multicast packets share the same buffer memory but counted separately, how to setup those limits should be considered properly based on real scenarios.

---

<sup>1</sup>If the last accepted packet is larger than the difference in limits, the higher bracket limit may be reached as well thus the highest priority packets will be blocked and dropped.

### 6.1.3 Default Settings

The following registers related to the resource limiter can be configured and the default values are as such:

- **Egress Low Priority Resource Limiter:** The default value is half of the buffer memory size i.e. 512 cells.
- **Low Priority Unicast Occupancy Limit:** The default value is 204 cell, calculated under the assumption that half of egress ports are congested and the buffer memory is evenly occupied by all congested ports. Within each congested port the lower bracket is limited by half of its space.
- **Low Priority Multicast Occupancy Limit:** The default value is 512 cells thus drop starts once the limiter is activated.
- **Egress High Priority Resource Limiter:** The default value is set to when 3/4 of the buffer memory has been occupied i.e. 768 cells.
- **High Priority Unicast Occupancy Limit:** The default value is 306 cells, calculated under the assumption that half of egress ports are congested and the buffer memory is evenly occupied by all congested ports. Within each congested port the higher bracket is limited by 3/4 of its space.
- **High Priority Multicast Occupancy Limit:** The default value is 768 cells thus drop starts once the limiter is activated.

### 6.1.4 Drop Counters

Four drop counters are included for the resource limiter while half of them count for unicast drops and rest for multicast drops.

- **Egress Port Overuse Drop with Low Priority**
- **Egress Port Overuse Drop with High Priority**
- **Multicast Overuse Drop with Low Priority**
- **Multicast Overuse Drop with High Priority**





## Chapter 7

# Strict Priority Scheduler

The IP uses a strict priority scheduler which always serves the highest queue priority (0) first and if this is empty it will move on to the next priority. This can cause starvation on the lower queues if the packet are always of the highest priority.

### 7.1 Determine a packets Queue Priority

A packets fields is extracted and if the packet has a known protocol type such as IPv4 or IPv6, this will then be used to determine the egress queue priority as described in diagram 7.1.

The MAC Ranges is defined in register [Reserved Destination MAC Address Range](#). The mapping from the TOS byte, all 8 bits, to egress queue is described in [IP TOS Field To Egress Queue Mapping Table](#) while the MPLS is mapped in the [MPLS Exp Field To Egress Queue Mapping Table](#). The force unknown PPPoE register is [Force Unknown PPPoE Packet To Specific Egress Queue](#).




Figure 7.1: Egress Queue Priority Selection Diagram



## Chapter 8

# Queue Management

This core features a set of queue management operations which can be used by the CPU to monitor, direct and disable queues and ports. The size of the queues can be readout by using the [Egress Port Resource Management](#) and [Egress Queue Resource Management](#) which tells how many cells and packets are queued on an egress port. From this status the CPU can take active actions to determine what the core shall do with the packets on the ports. The four operations possible are described below.

### 8.1 Disable Scheduling To Port

The Disable Egress Packet Scheduling is used to disable the core from scheduling a new packet for transmission on a specific port and queue. This is setup in register [Output Disable](#). This allows per-queue granularity of what packets gets scheduled on a specific port. The packets are still kept in the queues until the port or queue is enabled again.

### 8.2 Disable Queueing To Port

The Disable Queueing To Port function allows the user to setup so that a specific queue on a specific port shall not accept packets. Once the corresponding bit in the [Enable enqueue to ports and queues](#) is cleared, no new packets will be queued to an egress queue. New packets entering the switch, which were destined to this specific queue, will be dropped.

### 8.3 Drain Port

The Drain Port functionality is used to drop all packets which in all queues on one specific port. This allows the user to clear all packets which have been queued on a port. The register [Drain Port](#) is used to control this functionality. Statistics for this operation is collected in the [Drain Port Drop](#) counter.

### 8.4 Redirect

The Redirect operation is used to direct one port's packets (fromEgressPort) to another port (toEgressPort). All packets destined to the fromEgressPort port will instead be transmitted on the toEgressPort. The packets destined to toEgressPort that were not redirected will also be transmitted on the port thus the two packet streams will be mixed on the port. Resource counting is done prior to redirect. The register [Redirect](#) is used to control this functionality.



## Chapter 9

# Multicast BroadCast Storm Control

The multicast/broadcast storm control unit (MBSC) is used to make sure that a switch does not overflow the network with too much multicast/broadcast traffic.

The block can be turned on/off for individual egress ports by using the **MBSC Enable** bitmask, which activates the functionality for the ports which have a high signal in the corresponding bit position of this register. The **MBSC Status** is a bit mask on the total number of ports. Each bit set in the status means that the corresponding port is allowed to transmit. Each cleared bit means that the port should stop transmitting packets. So a status of 110 means Port 0 of a 3 port switch should stop transmitting packets.

### 9.1 Multicast Packet

A multicast packet is a packet which is going to be sent to multiple ports. This can be because of that a l2 entry points to a l2 multicast entry which has several bits set to one or that a packet is input or output mirrored.

### 9.2 Operation

All settings to this block are accessible using the configuration interface and the settings for each egress port can be set up individually. Each port has a corresponding *Token Bucket* which can count either in terms of number of packets or the size of packets using the *packetOrBytes* field of the **MBSC Configuration** register. The user can set up the Capacity of the token bucket in the *bucketCapacity* field, the number of tokens initially in the bucket as *initialSize* field and the rate at which tokens fill the bucket (Number of tokens/Number of clock cycles = *tokenIn/cyclesIn*). A minimum number of tokens (*minTokens* field) is required to be available in the bucket for the corresponding port to transmit data.

The token bucket operation is illustrated in Figure 9.1. Once there are enough tokens in the bucket, packets are allowed to pass. Once packets have passed the bucket, their size or their number, is decremented from the bucket. If packet based operation is selected then the bucket current size is decremented by one. Once a bucket's size drops below the threshold, all multicast packets will be dropped in that egress port.

### 9.3 Default Settings

By default this block allows maximum 5% of the traffic to be multicast/broadcast at packet size of 64 bytes and the token is counted per packet. By calculating the packet rate inside the core, the token fill in rate can be obtained accordingly. The default is calculated like this:




Figure 9.1: Token bucket Illustration

```
import math
```

```
portSpeed      = 1e9 # 1 Gbit/s
```

```
pktLen         = 64  # 64 bytes
```

```
IFG            = 20
```

```
# maximum packet rate on a single egress port
```

```
maxPktRate    = portSpeed / ((pktLen+IFG)*8)
```

```
# the maximum allowed MC/BC rate is 5% of max port rate
```

```
mbscPktRate5pc = maxPktRate*0.05
```

```
coreClkFreq   = 60e6
```

```
cycBetweenPkts = (1/mbscPktRate5pc)/(1/coreClkFreq)
```

```
tokenBurst = 5
```

```
cyclesIn    = math.ceil( tokenBurst * cycBetweenPkts)
```

```
tokenIn     = tokenBurst
```

If the MBSC unit is switched to byte mode, the value of *tokenIn* can be updated by

$$tokenIn = tokenInPacketMode * b \tag{9.1}$$

where *b* is the number of bytes in one packet and keep the *cyclesIn* setting unchanged.

# Chapter 10

## Packet To And From The CPU port

The highest port number, in this case port 8, has support for a special CPU tag in the packet header. The tag in packets sent to CPU port can determine which port the packet shall be sent to. Packets sent from the CPU port have a tag which allows the software stack to determine where the packet came from and the reason why it was sent to the CPU port.

### 10.1 Packet From CPU Port

Packets sent from the CPU are normally processed as any other packet that enters the switch and the destination port is then determined by the L2 lookup. When the CPU needs to direct a packet to a specific port, bypassing the normal L2 lookup, it is accomplished by adding a protocol header consisting of a specific Ethernet type followed by an information field that directs the packet to specific ports.

Byte Number	Contents of Byte
1	Bits [ 2 :0] specified which egress queue packet shall use on egress ports.
0	[ 8 :0] port bitmask. Bit 0 is port number 0, bit 1 is port number 1 and so on.

Table 10.1: From CPU tag format

To bypass the normal packet processing when packets are sent from the CPU port (in this switch core port 8) the packets shall be tagged with an extra protocol header consisting of a specific Ethernet Type = 0x9998 followed by a 16 bit field (CPU Tag) encoded as the table 10.1 below specifies. The switching core will remove the extra protocol header and send out the packet on the ports requested by the destination port mask in the protocol header. This is shown in the figure 10.1.

The CPU Tag field contains a port mask that encodes one or more ports to send out the packet on. If multiple bits are set in the port mask then the packet is treated as a multicast packet in the resource limiters and will be sent out on all ports with corresponding bit set.

### 10.2 Packet Filtering To The CPU Port

According to the fine granularity of which packets get transmitted to the CPU port, this can be controlled in the register **Send to CPU**. For unicast, the switch is possible to choose if BPDU packets or flooded packets <sup>1</sup> can reach the CPU port. Meanwhile, there is an *unique CPU MAC address* mechanism can be turned on in parallel which is located the **Send to CPU** register.

Once it is enabled, one customized destination MAC address setup in the register **Send to CPU** is bound to the CPU port directly and the CPU port is not visible for other unicasts unless certain registers are configured to do so.

<sup>1</sup>packets to a destination MAC address that not learned




Figure 10.1: Packet from CPU with CPU tag

### 10.3 Packet To The CPU Port

As packets get sent to the CPU, it can detect why they were sent, and from which port they were sent from. This can be determined from an extra protocol header in the packets consisting of a specific Ethernet Type field plus information on which source port the packet entered the switch and the reason it was sent to the CPU. This is shown in figure 10.2.

When packets are sent to the CPU port (in this switch core port 8 ) the packets are tagged with a specific Ethernet Type = 0x9999. As the figure shows, the Ethernet type field is followed by a 32 bit Tag and together they constitute the extra protocol header mentioned above. The unmodified incoming packet is placed just after this header.

This extra protocol header can be untagged by setting the register **Disable CPU tag on CPU Port** to 1.




Figure 10.2: Packet to CPU with CPU tag





Byte Number	Contents of Byte
0	Bits [ 2 :0] contains the source port where the packet entered the switch.
1	Reason for packet sent to CPU. See <a href="#">10.3</a> .
2	Reserved
3	Reserved

Table 10.2: To CPU tag format

Reason	Description
0	A L2 forwarding entry points to the CPU or a multicast entry has the portmask which includes the cpu port.
2	A source MAC range was hit.
3	The packet is a BPDU frame.
4	The destination MAC address equals customized CPU MAC address.
20+x	The destination MAC address range was hit. The x says which entry was hit. Example: if entry number 3 in the <a href="#">Reserved Destination MAC Address Range</a> was hit the the reported reason is 23.
50+y	The first ingress ACL was hit. The y says which entry was hit. Example: if entry number 19 in the <a href="#">Ingress First ACL Match Data Entries</a> was hit the the reported reason is 69.
100+z	The second ingress ACL was hit. The z says which entry was hit. Example: if entry number 7 was in the <a href="#">Ingress Second ACL Match Data Entries</a> was hit the the reported reason is 107.

Table 10.3: Reason for packet to CPU table





# Chapter 11

## Core Interface Description

This chapter describes the interfaces to the core. An *input* is an input to the core, and an *output* is a signal driven by the core. In analogy *reception* refers to packets to the core and *transmission* means packets from the core.

### 11.1 Clock, Reset and Initialization interface

This interface consists of a core clock, a mac clock signal for the data interfaces, a global reset signal, and a *doing\_init* output (indicating when the core is ready to receive packets).

When the global reset, *rstn*, is asserted all packets are dropped, and core goes back to a pristine initial condition. Registers and counters will be reset to their default values, and any tables with defined default values are re-initialized.

Signal Name	Size	In Out	Description
clk_core	1	In	Core clock. For 10.0Gbit/s minimal IFG wire-speed throughput use a core clock frequency of 135 Mhz
clk_mac	1	In	Clock for the RX and TX packet interfaces. For 10.0Gbit/s data rate use a mac clock frequency of 156.25 Mhz
rstn	1	In	Global reset (active low)
doing_init	1	Out	Indicates that the core is in initialization. The operation of the core is undefined if packets are injected on the rx-interfaces when the core is in initialization

Table 11.1: Clock and Reset interfaces

### Core Initialization

Before packets are sent to the core it needs to be initialized. The initialization is initiated on the negative edge of the *rstn* signal. The reset should be kept low at least one cycle of the slowest clock. During initialization *doing\_init* is kept high. See Figure 11.1.

Reset can be pulled at any time, but ongoing transmit packets will be unceremoniously interrupted—no end of packet signal will be given. Any packets queued in the core will be discarded and all registers and counters are returned to their default values. Tables with defined default values are re-initialized, but tables with an undefined default value will retain their values.

During initialization no activity is expected on the configuration interface or on the packet RX interfaces, and the operation of the core is undefined if any such activity occurs.




Figure 11.1: Core Initialization

## 11.2 Packet Interface

There are 9 packet interfaces, or ports for short, each divided into a reception part and a transmission part. The ports are numbered from 0 to 8. Each direction of a packet interface consists of *first*, *last*, *valid\_bytes* and *data* fields. The transmit direction has an additional *halt* field, to allow the receiving end to control the data rate transmitted from the core.

Pin	Function	Size	Direction	Description
rx_iN[69]	last	1	In	End-of-packet flag for ingress port <b>N</b> . The <i>last</i> field is also used to signal broken packets. For a correctly transmitted packet <i>last</i> is asserted for the last data transaction of the packet. If <i>last</i> is set high when <i>valid_bytes</i> is zero, the packet is marked as broken, and will be dropped by the core.
rx_iN[68]	first	1	In	Start-of-packet flag for ingress port <b>N</b> .
rx_iN[67:64]	valid_bytes	2	In	Indicates the number of valid data bytes for ingress port <b>N</b> . For all transactions where <i>last</i> is not high, this shall be equal to the data width in bytes.
rx_iN[63:0]	data	64	In	Packet data for ingress port <b>N</b> .

Table 11.2: Packet RX interface

Pin	Function	Size	Direction	Description
tx_oN[69]	last	1	Out	End-of-packet flag for egress port <b>N</b> . For a correctly transmitted packet <i>last</i> is asserted for the last data transaction of the packet. If <i>last</i> is set high when <i>valid_bytes</i> is zero, the packet shall be dropped or terminated with an error by the MAC.
tx_oN[68]	first	1	Out	Start-of-packet flag for ingress port <b>N</b> .
tx_oN[67:64]	valid_bytes	2	Out	Indicates the number of valid data bytes for egress port <b>N</b> . For all transactions where <i>last</i> is not high, this will be equal to the data width in bytes.
tx_oN[63:0]	data	64	Out	Packet data for egress port <b>N</b> .
tx_haltN	halt	1	In	Interrupt the data transmission from egress port <b>N</b> .

Table 11.3: Packet TX interface

### Sending and Receiving packets

Data transmission, either to or from the core, begins with a transaction where the *first* field is high and the *valid\_bytes* field is non-zero, and ends with a data transmission where the *last* field is high. Idle



transactions—where `valid_bytes`, first and last are all zero—are allowed at any time, but unless halted there will be no idle transactions on the transmission interfaces other than between packets.

By default, the core has a short packet size limit of 60 bytes, which means if the FCS is not passed to the core, the acceptable minimum packet size is 64 bytes. All packets below the short limit will be mercilessly dropped in the core at the earliest convenience. According to different use cases, the short packet limit can be adjusted and it is possible to enable a long packet limit as well.

### Broken packets

A packet ending with `last` set high and `valid_bytes` set to zero is considered a broken packet. Broken packets received by the core will never be output on the egress ports, but will be dropped at the earliest convenience. Depending on the length of a broken packet the drop will be counted either in the **Serial to Parallel Broken Drop** or **Buffer Broken Drop** counters.




Figure 11.2: Sending and Receiving packets (without error)




Figure 11.3: Sending and Receiving packets (with error)

### Halts

Data transmission from the transmit interface of the core can be interrupted using the `halt` signals. A high halt signal on the positive edge of mac clock, will cause the transmission on the following positive edge of the mac clock to be idle for the corresponding egress port. Data transmission will resume as soon as the halt is again low.




Figure 11.4: Halted transmit packet

## 11.3 Configuration Interface

The CPU-accessible registers and tables in the core are accessed using the configuration interface.



A core may be configured with multiple configuration interfaces, but each register or table is only accessible from one interface. This core has 1 configuration interface(s).

Each transaction on a configuration interface consists of a request to the core and a resulting reply from the core. There may be several such transactions in flight concurrently, and the mapping from request to reply is maintained using a transaction ID. The order of the responses is not necessarily the order of the requests, because the latency may vary between the registers.

The pins for an instance of the configuration interface are listed in Table 11.4 below. Compared to this table the core will have a numeric suffix added on each pin, indicating the configuration interface number.

A user guide for the configuration interface follows in Chapter 12.

Pin	Direction	Description
request_data	In	The request data
request_address	In	The request address
request_re	In	Read enable for the transaction. Active high
request_we	In	Write enable for the transaction. Active high
request_type	In	The request type 0 Default 1 Accumulator
request_id	In	The request identifier.
reply_status	Out	The reply status 0 Idle (NONE) 1 Read OK (ROK) 2 Write OK (WOK) 3 Fail (FAIL)
reply_id	Out	The reply identifier
reply_data	Out	The reply data.

Table 11.4: The signals for an instance of the configuration interface

Interface number	Data bits	Address bits	Number of ID:s	Description
0	32	16	16	The global configuration bus

Table 11.5: Configuration interfaces for this core

# Chapter 12

## Configuration Interface

The configuration interface is used for monitoring the core and for configuration of internal registers and tables. The pins of one such interface can be seen in Table 11.4 above.

### 12.1 Request Types

Requests can be either read or write. Asserting the read- and write-enables concurrently is not supported. Reads and writes can be of DEFAULT or ACCUMULATOR type, although registers and tables where the data width is less than or equal to the configuration interface data width support only the DEFAULT type. The purpose of the ACCUMULATOR request type is to access data that is wider than the bus without the risk of data inconsistency.

Requests for registers which exceed the bus width are discussed in more detail in Section 12.4 below.

### 12.2 Reply Types

A write access will produce either a WOK reply indicating that the write was successful, or a FAIL reply indicating that the write failed. A read access will similarly produce either a ROK or a FAIL response. When the response is ROK the read data is available on the data pins. All valid requests will result in a reply, but no reply will be produced for an access to an unmapped address.

The order of the replies is undefined, so the replies have to be matched to the requests using the ID:s. In principle a request may take an infinite time to complete if the access is to a memory and the core is running at full capacity. In practice the core clock frequency is usually selected so that there are a few clock cycles over for firmware accesses even under full load. Figure 12.1 shows two write accesses to the same register taking different time to complete.




Figure 12.1: Completion time, even to the same register, may vary

## 12.3 Transaction Identifier

Each transaction has a transaction identifier. It is given as the `request_id` at the initiation of the transaction, and returned as the `reply_id` when the transaction completes. Each configuration interface has its own set of ID:s. The number of transaction ID:s is also the maximum number of transactions that can safely be outstanding on a configuration interface. Figure 12.2 shows a timing diagram for two outstanding read accesses.




Figure 12.2: Two outstanding read accesses

While the order of replies is not guaranteed, the order of requests to the same table is. For instance a read following back-to-back on a write to the same register will produce the updated value. The down-side to this is that a write access to a memory that is fully busy being written from the core will block any following read accesses that could otherwise have been completed.

Normally a transaction ID should not be re-used on the same configuration interface until it has been returned as a reply. For one because it will make it difficult to map replies to requests, but more importantly because a request waiting to complete for a table will cause any request to the same table with the same ID to fail. Also it may cause replies to be lost.

But, for writes to registers it is relatively safe to re-use the same ID for back-to-back accesses. The replies will be inconsistent, but since registers (unlike tables) will never block an access the writes will most likely succeed.




Figure 12.3: Read from a wide register

## 12.4 Accumulator Accesses

Each table or register bank where the data is wider than the configuration data bus will be equipped with a shadow-register called an accumulator. The accumulator allows the full data width to be updated atomically even though the bus width is narrower than the data. Accesses to the accumulator are done using





the same address that would be used to directly access the data it shadows, the only difference being that the request type is set to ACCUMULATOR.

A DEFAULT read will return the requested data in the reply, and at the same time load the full data width into the accumulator. Thus following up the DEFAULT read with ACCUMULATOR reads will allow reading the state of the register at the time of the original DEFAULT read. If data consistency is not important, all the reads can be of the DEFAULT type, but there is no point because the read performance is the same. In fact reading a table will potentially be faster using the accumulator, because only the first access will have to wait for access to the physical memory.

Writes work similarly, but the other way around. The accumulator will first be loaded using ACCUMULATOR writes and then the contents of the accumulator is written to the register. The final DEFAULT write will use the data given as request\_data, and fill it out with the data in the accumulator. Thus writing data wider than the bus cannot be done without taking the accumulator into account.

If only a part of the data is to be written, the proper approach is to do a default read (loading the accumulator) followed by a default write. The accesses should be issued back-to-back, with different ID:s, to minimize the risk of the core updating the memory data while the accumulator is loaded. Note that there is no way to do a truly atomic read-modify-write. Any write that the core slips in while the accumulator is loaded will be over-written.

When the data is wider than the bus the address is stepped by  $2^n$  between table indexes or registers. For instance a 32-bit bus and a 65 bit table will result in index 1 starting at address 4, with address 3 unused and address 2 only containing a single valid bit.




Figure 12.4: Write to a wide register



# Chapter 13

## Register and Table Mapping

All registers and tables that are accessible from a configuration interface are listed in this chapter. A user guide for the configuration interface is found in Chapter 12, and the pins for the configuration interfaces are described in Section 11.3.

### 13.1 Address Space For Tables and Registers

All tables in the address space are linear. The size of a table entry is always rounded up to nearest power of two of the bus width. For example if the bus is 32 bits and a entry in a table is 33 bits wide, it will then use two addresses per entry. Second example, the bus is still 32 bits, but the entry is 181 bits wide, the entry will then use a address space of 8 addresses per table entry (181 bits fits within 6 bus words but is rounded up to nearest power of two). This is shown in figure 13.1.




Figure 13.1: Address space usage by tables

### 13.2 Byte Order

A number of registers and tables require network byte ordering when they have entry fields related to packet fields. In network byte order the first transmitted or received byte has the lowest memory address and the lowest byte and bit number within a register. One example is the MAC address in the L2 DA Hash Lookup Table. An Ethernet address with the printed representation  $a1-b2-c3-d4-e5-f6$  (where  $a1$  would be

sent first) should be written to the macAddr field as *0xF6E5D4C3B2A1*, *A1* being the lowest byte at bit position 7-0.

This byte order translation is field based and will not affect other fields within the same table/register entry. For instance, if the entry of L2 DA Hash Lookup Table has 60 bits where bit 47 to bit 0 is the MAC address and bit 59 to bit 48 is the 12-bit global identifier, with MAC address *a1-b2-c3-d4-e5-f6* and global identifier equals to 1, the entry will be represented as:

31	24 23	16 15	8 7	0	
0xD4	0xC3	0xB2	0xA1		first address
0x00	0x01	0xF6	0xE5		second address

One entry occupies two addresses here since the total width exceeds the configuration data bus. The detailed description for this case is in [12.4](#).

All related registers are specified in table [13.1](#)

Register or Table Name	Reference in Section
L2 DA Hash Lookup Table	<a href="#">13.7.5</a>
Ingress Ethernet Types for VLAN tags	<a href="#">13.7.22</a>
Send to CPU	<a href="#">13.7.28</a>
L2 Lookup Collision Table	<a href="#">13.7.29</a>
Ingress First ACL Match Data Entries	<a href="#">13.7.32</a>
Ingress Second ACL Match Data Entries	<a href="#">13.7.33</a>
Egress Ethernet Types for VLAN tags	<a href="#">13.5.5</a>

Table 13.1: Network Byte Order Table

### 13.3 Register and Table Overview

Name	Address Range	Section
Core Version	0	<a href="#">13.4.1</a>
Egress Port Packet Type Filter	29066 - 29074	<a href="#">13.5.1</a>
Egress Port Table	29936 - 29944	<a href="#">13.5.2</a>
Egress Queue To PCP And CFI/DEI Mapping Table	29945 - 29952	<a href="#">13.5.3</a>
Egress Port Configuration	29953 - 29961	<a href="#">13.5.4</a>
Egress Ethernet Types for VLAN tags	29962 - 29966	<a href="#">13.5.5</a>
Disable CPU tag on CPU Port	29967	<a href="#">13.5.6</a>
Source Port Counter 0	29968	<a href="#">13.6.1</a>
Source Port Counter 1	29969	<a href="#">13.6.2</a>
Source Port Counter 2	29970	<a href="#">13.6.3</a>
Source Port Counter 3	29971	<a href="#">13.6.4</a>
Source Port Counter 4	29972	<a href="#">13.6.5</a>
Source Port Counter 5	29973	<a href="#">13.6.6</a>
Source Port Counter 6	29974	<a href="#">13.6.7</a>
Source Port Counter 7	29975	<a href="#">13.6.8</a>
Source Port Counter 8	29976	<a href="#">13.6.9</a>
Maximum Buffer Utilization Turn On Limit	29977	<a href="#">13.6.10</a>
Maximum Buffer Utilization Turn Off Limit	29978	<a href="#">13.6.11</a>
Port Turn On Pause Limit	29979	<a href="#">13.6.12</a>
Port Turn Off Pause Limit	29980	<a href="#">13.6.13</a>
Source Port Table	41 - 58	<a href="#">13.7.1</a>
VLAN Table	59 - 8250	<a href="#">13.7.2</a>
VLAN PCP To Egress Queue Mapping Table	8251 - 8258	<a href="#">13.7.3</a>



L2 Multicast Table	8259 - 12354	<a href="#">13.7.4</a>
L2 DA Hash Lookup Table	12355 - 20546	<a href="#">13.7.5</a>
L2 Destination Table	20547 - 24650	<a href="#">13.7.6</a>
L2 Aging Table	24651 - 28746	<a href="#">13.7.7</a>
MPLS Exp Field To Egress Queue Mapping Table	28747 - 28754	<a href="#">13.7.8</a>
IP TOS Field To Egress Queue Mapping Table	28755 - 29010	<a href="#">13.7.9</a>
Enable enqueue to ports and queues	29011 - 29019	<a href="#">13.7.10</a>
Egress Low Priority Resource Limiter	29020	<a href="#">13.7.11</a>
Egress High Priority Resource Limiter	29021	<a href="#">13.7.12</a>
Low Priority Unicast Occupancy Limit	29022	<a href="#">13.7.13</a>
High Priority Unicast Occupancy Limit	29023	<a href="#">13.7.14</a>
Low Priority Multicast Occupancy Limit	29024	<a href="#">13.7.15</a>
High Priority Multicast Occupancy Limit	29025	<a href="#">13.7.16</a>
Forward From CPU	29026	<a href="#">13.7.17</a>
Egress Spanning Tree State	29027 - 29035	<a href="#">13.7.18</a>
Force Untagged VLAN Packet To Specific Egress Queue	29036	<a href="#">13.7.19</a>
Link Aggregate	29037	<a href="#">13.7.20</a>
Link Aggregate Hash Weights	29038 - 29046	<a href="#">13.7.21</a>
Ingress Ethernet Types for VLAN tags	29047	<a href="#">13.7.22</a>
L2 Aging Collision Table	29048 - 29055	<a href="#">13.7.23</a>
Force Unknown PPPoE Packet To Specific Egress Queue	29056	<a href="#">13.7.24</a>
Ingress Port Packet Type Filter	29057 - 29065	<a href="#">13.7.25</a>
Ingress First ACL Result Operation Entries	29075 - 29106	<a href="#">13.7.26</a>
Ingress Second ACL Result Operation Entries	29107 - 29114	<a href="#">13.7.27</a>
Send to CPU	29115	<a href="#">13.7.28</a>
L2 Lookup Collision Table	29117 - 29132	<a href="#">13.7.29</a>
Reserved Destination MAC Address Range	29133 - 29164	<a href="#">13.7.30</a>
Reserved Source MAC Address Range	29165 - 29196	<a href="#">13.7.31</a>
Ingress First ACL Match Data Entries	29197 - 29708	<a href="#">13.7.32</a>
Ingress Second ACL Match Data Entries	29709 - 29836	<a href="#">13.7.33</a>
Learning Enable	29837	<a href="#">13.7.34</a>
Age Enable	29839	<a href="#">13.7.35</a>
Time to Age	29840	<a href="#">13.7.36</a>
Learning And Aging Software Access Control	29841	<a href="#">13.7.37</a>
MBSC Configuration	29981 - 30052	<a href="#">13.7.38</a>
MBSC Current Size	30053 - 30061	<a href="#">13.7.39</a>
MBSC Enable	30062	<a href="#">13.7.40</a>
MBSC Status	30063	<a href="#">13.7.41</a>
Buffer Free	1	<a href="#">13.8.1</a>
Drain Port	2	<a href="#">13.8.2</a>
Output Disable	29842 - 29850	<a href="#">13.8.3</a>
Redirect	29853	<a href="#">13.8.4</a>
Egress Port Resource Management	29854 - 29862	<a href="#">13.8.5</a>
Egress Queue Resource Management	29863 - 29934	<a href="#">13.8.6</a>
Drain Port Drop	3 - 11	<a href="#">13.9.1</a>
Serial to Parallel Overflow Drop	12 - 20	<a href="#">13.9.2</a>
Serial to Parallel Broken Drop	21	<a href="#">13.9.3</a>
Egress Packet Filtering Drop	22	<a href="#">13.9.4</a>
Ingress Packet Filtering Drop	23	<a href="#">13.9.5</a>
Ingress First ACL Drop	24	<a href="#">13.9.6</a>
Ingress Second ACL Drop	25	<a href="#">13.9.7</a>
Empty Mask Drop	26	<a href="#">13.9.8</a>
L2 Flag Drop	27	<a href="#">13.9.9</a>
MBSC Drop	28	<a href="#">13.9.10</a>
Reserved MAC Address Drop	29	<a href="#">13.9.11</a>



Egress Spanning Tree Drop	30	<a href="#">13.9.12</a>
Egress Port Overuse Drop with Low Priority	31	<a href="#">13.9.13</a>
Egress Port Overuse Drop with High Priority	32	<a href="#">13.9.14</a>
Multicast Overuse Drop with Low Priority	33	<a href="#">13.9.15</a>
Multicast Overuse Drop with High Priority	34	<a href="#">13.9.16</a>
Ingress Spanning Tree Drop: Listen	35	<a href="#">13.9.17</a>
Ingress Spanning Tree Drop: Learning	36	<a href="#">13.9.18</a>
Ingress Spanning Tree Drop: Blocking	37	<a href="#">13.9.19</a>
VLAN Member Drop	38	<a href="#">13.9.20</a>
Minimum Allowed VLAN Drop	39	<a href="#">13.9.21</a>
Maximum Allowed VLAN Drop	40	<a href="#">13.9.22</a>
Not Learnt	29838	<a href="#">13.9.23</a>
Buffer Overflow Drop	29851	<a href="#">13.9.24</a>
Buffer Broken Drop	29852	<a href="#">13.9.25</a>
Egress Port Disabled Drop	29935	<a href="#">13.9.26</a>

## 13.4 Core Information

### 13.4.1 Core Version

Address 0 is reserved for the core version. Make sure the register value is the same as the revision number in the front page of the datasheet.

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 0

#### Field Description

Bits	Field Name	Description	Default Value
31:0	version	Version of the core	0xa1af031

## 13.5 Egress Packet Processing

### 13.5.1 Egress Port Packet Type Filter

This sets up which packets are to be dropped or allowed to be transmitted on each of the egress ports. Each entry corresponds to one egress port.

Number of Entries : 9  
 Type of Operation: Read and Write  
 Address Space: 29066 to 29074  
 Addressing : address



**Field Description**

Bits	Field Name	Description	Default Value
0	dropCtaggedVlans	Drop or allow Customer VLANs which as 8100 tagged on this source port. 1 = Drop C-VLAN, 0 = Allow Customer VLANs.	0x0
1	dropStagedVlans	Drop or allow Service VLANs which as 88a8 tagged on this source port. 1 = Drop S-VLAN, 0 = Allow Service VLANs.	0x0
2	dropUntaggedVlans	Drop or Allow packets which are non-VLAN tagged on this source port. 0 = Allow non VLAN tagged packets, 1 = Dont allow non-tagged packets.	0x0
3	drop802_1_ah	Drop or Allow packets which are 802.1AH tagged on this source port. 0 = Allow 802.1AH tagged packets, 1 = Dont allow 802.1AH packets.	0x0
4	dropIPv4Packets	Drop or allow IPv4 packets on this source port. 0 = Allow IPv4, 1 = Drop IPv4.	0x0
5	dropIPv6Packets	Drop or allow IPv6 packets on this source port. 0 = Allow IPv6, 1 = Drop IPv6.	0x0
6	dropMPLSPackets	Drop or allow MPLS packets on this source port. 0 = Allow MPLS, 1 = Drop MPLS.	0x0
7	dropIPv4MulticastPackets	Drop or allow IPv4 Multicast packets on this source port. 0 = Allow IPv4 MC, 1 = Drop IPv4 MC packets	0x0
8	dropIPv6MulticastPackets	Drop or allow IPv6 Multicast packets on this source port. 0 = Allow IPv6 MC, 1 = Drop IPv6 MC packets	0x0
9	dropL2BroadcastFrames	Drop or allow L2 Broadcast frames on this source port. 0 = Allow L2 Broadcast frames, 1 = Drop L2 Broadcast frames.	0x0
10	dropL2FloodingFrames	Drop or allow L2 Flooding frames on this egress port. 0 = Allow L2 Broadcast frames, 1 = Drop L2 Flooding frames.	0x0
11	dropL2MulticastFrames	Drop or allow L2 Multicast frames on this egress port. 0 = Allow L2 Multicast frames, 1 = Drop L2 Multicast frames.	0x0
20:12	srcPortFilter	Each egress port has a optional way of making sure that only a specific source ports does not send out a packet on a specific egress port. By setting a bit (=1) in this portmask the packets originating from that source port will be dropped and not be allowed to reach this egress port.	0x0

**13.5.2 Egress Port Table**

Egress port configuration memory.

Number of Entries : 9  
 Type of Operation: Read and Write  
 Address Space: 29936 to 29944  
 Addressing : Ingress port



**Field Description**

Bits	Field Name	Description	Default Value
0	outputMirrorEnabled	If set to one, output mirroring is enabled for this port	0x0
4:1	destOutputMirror	Destination of output mirroring. Only valid if output-MirrorEnabled is set.	0x0

**13.5.3 Egress Queue To PCP And CFI/DEI Mapping Table**

Get PCP and CFI/DEI from egress queues and can be selected on egress port VLAN operations push or swap

Number of Entries : 8  
 Type of Operation: Read and Write  
 Address Space: 29945 to 29952  
 Addressing : address

**Field Description**

Bits	Field Name	Description	Default Value
0	cfiDei	Map from egress queue to cfi/dei	0x0
3:1	pcp	Map from egress queue to pcp	0x0

**13.5.4 Egress Port Configuration**

Egress port configuration for source port filtering and egress VLAN operations specific for this egress port.

Number of Entries : 9  
 Type of Operation: Read and Write  
 Address Space: 29953 to 29961  
 Addressing : Egress port





**Field Description**

Bits	Field Name	Description	Default Value
2:0	vlanSingleOp	The egress port VLAN tag operation allows a egress port to have a final VLAN operation on the outgoing packet. This operation will be done after the egress VLAN translation operation. Operations are encoded as follows: 0 = No operation, 1 = Swap, 2=Pop and 3=Push	0x0
4:3	vidSel	Where shall the vid come from during egress port VLAN operations. 0 = from outmost VLAN in the packet, 1= from Egress Port Configuration Table, 2 = from vid used by ingress	0x0
6:5	cfiDeiSel	Where shall the cfi/dei come from during the egress port VLAN operation. 0 = from outmost VLAN in the packet, 1 = from Egress Port Configuration Table, 2 = from Egress Queue To PCP And CFI/DEI Mapping Table	0x0
8:7	pcpSel	Where shall the pcp come from during the egress port VLAN operation. 0 = from outmost VLAN in the packet, 1 = from Egress Port Configuration Table, 2 = from Egress Queue To PCP And CFI/DEI Mapping Table	0x0
10:9	typeSel	Pointer to the VLAN type. 0 = CVLAN, 1 = SVLAN, 2 = user defined VLAN	0x0
22:11	vid	New vid to be selected on egress port VLAN operations push or swap	0x0
23	cfiDei	New cfi/dei to be selected on egress port VLAN operations push or swap	0x0
26:24	pcp	New pcp to be selected on egress port VLAN operations push or swap	0x0
27	disabled	If set all packets on this port is dropped. Setting this field to one means all packets are dropped while zero means packets are sent out.	0x0

**13.5.5 Egress Ethernet Types for VLAN tags**

Each outgoing Ethernet type for VLAN.

Number of Entries : 5  
 Type of Operation: Read and Write  
 Address Space: 29962 to 29966  
 Addressing : The VLAN tag number in the packet

**Field Description**

Bits	Field Name	Description	Default Value
15:0	typeValue	The Ethernet Type value	0x0

**13.5.6 Disable CPU tag on CPU Port**

When a packet is sent to the CPU port normally the CPU tag will be added to the packet. This register provides a option to disable the CPU tag

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29967



**Field Description**

Bits	Field Name	Description	Default Value
0	disable	When set to one (=1) the CPU port will no longer append a CPU Tag to the packet going to the CPU port.	0x0

**13.6 Flow Control****13.6.1 Source Port Counter 0**

Number of cells which is in the buffer memory for source port 0

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 29968

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Cells on this source port	0x0

**13.6.2 Source Port Counter 1**

Number of cells which is in the buffer memory for source port 1

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 29969

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Cells on this source port	0x0

**13.6.3 Source Port Counter 2**

Number of cells which is in the buffer memory for source port 2

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 29970

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Cells on this source port	0x0

**13.6.4 Source Port Counter 3**

Number of cells which is in the buffer memory for source port 3

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 29971



**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Cells on this source port	0x0

**13.6.5 Source Port Counter 4**

Number of cells which is in the buffer memory for source port 4

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 29972

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Cells on this source port	0x0

**13.6.6 Source Port Counter 5**

Number of cells which is in the buffer memory for source port 5

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 29973

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Cells on this source port	0x0

**13.6.7 Source Port Counter 6**

Number of cells which is in the buffer memory for source port 6

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 29974

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Cells on this source port	0x0

**13.6.8 Source Port Counter 7**

Number of cells which is in the buffer memory for source port 7

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 29975



**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Cells on this source port	0x0

**13.6.9 Source Port Counter 8**

Number of cells which is in the buffer memory for source port 8

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 29976

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Cells on this source port	0x0

**13.6.10 Maximum Buffer Utilization Turn On Limit**

When this total buffer memory size is reached in the buffer memory all ports shall send out pause frames

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address: 29977

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Turn on limit	0x0

**13.6.11 Maximum Buffer Utilization Turn Off Limit**

When this total buffer memory size is reached in the buffer memory all ports shall be unpaused, except for those ports which are still using more than the PON size

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address: 29978

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Turn off limit	0x0

**13.6.12 Port Turn On Pause Limit**

When a port has this number of cells(or more) in the buffer memory and is not paused it shall pause the port

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address: 29979



**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	The turn on pause limit.	0x400

**13.6.13 Port Turn Off Pause Limit**

When a port has this number of cells(or less) in the buffer memory and is currently paused it shall un-pause the port

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address: 29980

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	The turn off pause limit.	0x400

**13.7 Ingress Packet Processing****13.7.1 Source Port Table**

Source port configuration.

Number of Entries : 9  
 Number of Addresses per Entry : 2  
 Type of Operation: Read and Write  
 Address Space: 41 to 58  
 Addressing : Ingress port



**Field Description**

Bits	Field Name	Description	Default Value
0	prioFromL3	If set, choose the priority from Layer 3 decoding	0x0
3:1	vlanSingleOp	The source port VLAN operation to do on the packet. No operation = 0, Swap = 1, Push = 2, Pop = 3 and Penultimate Pop = 4 (remove all headers)	0x0
5:4	vidSel	Where shall the vid come from during source port VLAN operations. 0 = from outmost VLAN in the packet, 1 = from Source Port Table	0x0
7:6	cfiDeiSel	Where shall the cfi/dei come from during source port VLAN operations. 0 = from outmost VLAN in the packet, 1 = from Source Port Table	0x0
9:8	pcpSel	Where shall the pcp come from during source port VLAN operations. 0 = from outmost VLAN in the packet, 1 = from Source Port Table	0x0
11:10	typeSel	Pointer to the VLAN type. 0 = CVLAN, 1 = SVLAN, 2 = user defined VLAN	0x0
12	vlanAssignment	How shall a packet VLAN be assigned. Packet based (=0) the vlan id is assigned from the incoming packet or port-based (=1) then the packets vid is assigned from the source ports defaultVid, defaultPcp and defaultCfiDei fields	0x0
24:13	defaultVid	The default virtual lan id. Either because a non-VLAN tagget packet or because VLAN assignment is based on the port.	0x0
25	defaultCfiDei	The default cfi / dei bit in the VLAN header if port based VLAN is choosen	0x0
28:26	defaultPcp	The default pcp bits in the VLAN header if port based VLAN is choosen	0x0
44:29	defaultEthType	The default Ethernet Type field the port assigned VLAN shall appear to be using.	0x0
47:45	defaultPrio	The default priority which a non-VLAN marked packet will get	0x0
50:48	minAllowedVlans	The minimum number of VLANs a packet needs to have to be allowed on this port	0x0
53:51	maxAllowedVlans	The maximum number of VLANs a packet needs to have to be allowed in this port	0x4
54	inputMirrorEnabled	If set, input mirroring is enabled	0x0
58:55	destInputMirror	Destination port for the input mirroring. Only valid if inputMirrorEnabled is set.	0x0
61:59	spt	The spanning tree state for this ingress port.	0x0

**13.7.2 VLAN Table**

VLAN membership table

Number of Entries : 4096  
 Number of Addresses per Entry : 2  
 Type of Operation: Read and Write  
 Address Space: 59 to 8250  
 Addressing : Incoming packets VLAN identifier.



**Field Description**

Bits	Field Name	Description	Default Value
8:0	vlanPortMask	Membership portmask	0x1ff
20:9	gid	Global Identifier used in L2 lookup	0x0
23:21	vlanSingleOp	The ingress VLAN operation to do on the packet. No operation = 0, Swap = 1, Push = 2, Pop = 3 and Penultimate Pop = 4 (remove all headers).	0x0
25:24	vidSel	Where shall the vid come from during ingress VLAN operations. 0 = from outmost VLAN in the packet, 1 = from VLAN Table	0x0
27:26	cfiDeiSel	Where shall the cfi/dei come from during ingress VLAN operations, 0 = from outmost VLAN in the packet, 1 = from VLAN Table	0x0
29:28	pcpSel	Where shall the pcp come from during ingress VLAN operations, 0 = from outmost VLAN in the packet, 1 = VLAN Table	0x0
31:30	typeSel	Pointer to the VLAN type. 0 = CVLAN, 1 = SVLAN, 2 = user defined VLAN	0x0
43:32	vid	New vid for VLAN operation push or swap	0x0
46:44	pcp	New pcp for VLAN operation push or swap	0x0
47	cfiDei	New cfi/dei for VLAN operation push or swap	0x0

**13.7.3 VLAN PCP To Egress Queue Mapping Table**

Mapping table from VLAN PCP priority bits to egress queues. VLAN Table/Source Port Table holds a pointer to which translation queue to use.

Number of Entries : 8  
 Type of Operation: Read and Write  
 Address Space: 8251 to 8258  
 Addressing : Incoming packets VLAN priority bits

**Field Description**

Bits	Field Name	Description	Default Value
2:0	pQueue	Egress queue	0x1

**13.7.4 L2 Multicast Table**

L2 multicast table.

Number of Entries : 4096  
 Type of Operation: Read and Write  
 Address Space: 8259 to 12354  
 Addressing : mcAddr field from L2 Destination Table



**Field Description**

Bits	Field Name	Description	Default Value
8:0	mcPortMask	L2 portmask entry members. If set the port is part of multicast group and shall be transmitted to.	0x1ff

**13.7.5 L2 DA Hash Lookup Table**

L2 table used for destination lookup based on MAC Address and global identifier

Number of Entries : 4096  
 Number of Addresses per Entry : 2  
 Type of Operation: Read and Write  
 Address Space: 12355 to 20546  
 Addressing : Hash address

**Field Description**

Bits	Field Name	Description	Default Value
47:0	macAddr	MAC address	0x0
59:48	gid	Global identifier from the VLAN tables	0x0

**13.7.6 L2 Destination Table**

This table contains either a destination port or a pointer to L2 Multicast Table

Number of Entries : 4104  
 Type of Operation: Read and Write  
 Address Space: 20547 to 24650  
 Addressing : L2 DA Hash Table lookup result

**Field Description**

Bits	Field Name	Description	Default Value
0	uc	Unicast if set (=1), multicast if cleared (=0). A multicast means that a lookup on L2 Multicast Table will take place.	0x0
12:1	destPort_or_mcAddr	Destination port or pointer into L2 Multicast Table	0x0
13	pktDrop	If set, the packet should be dropped	0x0

**13.7.7 L2 Aging Table**

This table lists the aging status for MAC addresses

Number of Entries : 4096  
 Type of Operation: Read and Write  
 Address Space: 24651 to 28746  
 Addressing : Destination MAC Address hashing result





**Field Description**

Bits	Field Name	Description	Default Value
0	valid	If this is set(=1) then this entry is valid	0x0
1	stat	If this is set(=1) then this entry will not be aged out	0x0
2	hit	If set then this entry has been looked up during the age time	0x0

**13.7.8 MPLS Exp Field To Egress Queue Mapping Table**

Mapping table from MPLS EXP priority fields to egress queues.

Number of Entries : 8  
 Type of Operation: Read and Write  
 Address Space: 28747 to 28754  
 Addressing : Incoming packets MPLS EXP priority bits

**Field Description**

Bits	Field Name	Description	Default Value
2:0	pQueue	Egress queue	0x1

**13.7.9 IP TOS Field To Egress Queue Mapping Table**

Mapping table from TOS/ Class of service in the IP header, either IPv4 or IPv6, mapping to a egress queue to use for this class of service.

Number of Entries : 256  
 Type of Operation: Read and Write  
 Address Space: 28755 to 29010  
 Addressing : Incoming IP packets TOS pointer

**Field Description**

Bits	Field Name	Description	Default Value
2:0	pQueue	Egress queue	0x1

**13.7.10 Enable enqueue to ports and queues**

This register is used to control if a particular port and queue shall be able to enqueue new packets. One queue mask exists for each port, setting a bit in the queue mask means packet is allowed to be queued on the respective queue.

Number of Entries : 9  
 Type of Operation: Read and Write  
 Address Space: 29011 to 29019  
 Addressing : Egress Port



**Field Description**

Bits	Field Name	Description	Default Value
7:0	q_on	If a bit is set(=1), the corresponding queue is on	0xff

**13.7.11 Egress Low Priority Resource Limiter**

While the buffer memory occupancy above this limit, the resource limiter for all low priority queues will be invoked

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29020

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	The number of cells in the buffer memory that will invoke the resource limiter based on queues in an egress port	0x200

**13.7.12 Egress High Priority Resource Limiter**

While the buffer memory occupancy above this limit, the resource limiter for all highest priority queues will be invoked

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29021

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	The number of cells in the buffer memory that will invoke the resource limiter based on queues in an egress port	0x300

**13.7.13 Low Priority Unicast Occupancy Limit**

While Egress Port and Priority Resource Limiter is activated and the number of cells in the shared buffer memory used for unicast packets to the indexed egress port is above this limit, any incoming unicast packets to this egress port with low priorities will be dropped.

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29022

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	The maximum number of cells in the buffer memory that can be occupied by packets destined for an egress port without the highest priority	0x71



### 13.7.14 High Priority Unicast Occupancy Limit

While Egress Port and Priority Resource Limiter is activated and the number of cells in the shared buffer memory used for unicast packets to the indexed egress port with the highest priority is above this limit, any incoming unicast packets to this egress port will be dropped.

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29023

#### Field Description

Bits	Field Name	Description	Default Value
10:0	cells	The maximum number of cells in the buffer memory that can be occupied by packets destined for an egress port with the highest priority	0xa9

### 13.7.15 Low Priority Multicast Occupancy Limit

While Egress Port and Priority Resource Limiter is activated and the number of cells in the shared buffer memory used for multicast packets is above this limit, any incoming multicast packets with low priorities will be dropped.

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29024

#### Field Description

Bits	Field Name	Description	Default Value
10:0	cells	The maximum number of cells in the buffer memory that can be occupied by multicast packets without the highest priority	0x200

### 13.7.16 High Priority Multicast Occupancy Limit

While Egress Port and Priority Resource Limiter is activated and the number of cells in the shared buffer memory used for multicast packets is above this limit, any incoming multicast packets will be dropped.

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29025

#### Field Description

Bits	Field Name	Description	Default Value
10:0	cells	The maximum number of cells in the buffer memory that can be occupied by multicast packets with the highest priority	0x300

### 13.7.17 Forward From CPU

Indicate if the packet is from a CPU port

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29026



**Field Description**

Bits	Field Name	Description	Default Value
0	enable	If this bit is set(=1) then packets from the highest numbered port will be forwarded no matter what the spanning tree status says	0x0

**13.7.18 Egress Spanning Tree State**

Spanning tree state for each egress port

Number of Entries : 9  
 Type of Operation: Read and Write  
 Address Space: 29027 to 29035  
 Addressing : Egress Port, the lowest address corresponds to port 0

**Field Description**

Bits	Field Name	Description	Default Value
2:0	stpState	State of the spanning tree protocol. Disabled or Forwarding state will forward packets on this egress port	0x0

**13.7.19 Force Untagged VLAN Packet To Specific Egress Queue**

If a packet is non-VLAN tagged, there is a option to force these packets to a certain egress packet queue. Valid VLAN tags could be 0x8100, 0x88a8 or from user-defined values.

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29036

**Field Description**

Bits	Field Name	Description	Default Value
0	forcePrioQueue	When set, packets which are non-VLAN tagged are forced to a certain egress queue	0x0
3:1	forceQueue	The egress queue which the packet shall be send to	0x0

**13.7.20 Link Aggregate**

The link aggregate registers which is use to define which ports are a member of this link aggregate. To use the link aggregation a portmask for the member ports is setup along with enabling the link aggregates enable register. A member port can NOT be member of any other link aggregates. For a port to be selected the calculated hash value needs to be inbetween the start value and the end value

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29037



**Field Description**

Bits	Field Name	Description	Default Value
0	enabled	Is this link aggregate be enabled or not, 1 = enabled, 0 = disabled	0x0
9:1	members	The physical ports which are member of this link aggregate, one bit per physical port, setting a 0 means a that this port is a member.	0x0

**13.7.21 Link Aggregate Hash Weights**

The link aggregate calculates a hash for each packet based on DA and SA. In order to determine which physical ports to use from this hash the startValue and endValue are used to setup between which hashes shall select a specific port.

Number of Entries : 9  
 Type of Operation: Read and Write  
 Address Space: 29038 to 29046  
 Addressing : destination port

**Field Description**

Bits	Field Name	Description	Default Value
11:0	startValue	The start of the range for this port to be selected from.	0x0
23:12	endValue	The end of the range for this port to be selected from.	0x0

**13.7.22 Ingress Ethernet Types for VLAN tags**

These values are used to decode incoming packets Ethernet Type values. Besides the standard values 0x8100 and 0x88A8 values this allows the user to user-define new values.

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29047

**Field Description**

Bits	Field Name	Description	Default Value
15:0	typeValue	The Ethernet Type value	0xffff

**13.7.23 L2 Aging Collision Table**

Collision memory for L2 age counters

Number of Entries : 8  
 Type of Operation: Read and Write  
 Address Space: 29048 to 29055  
 Addressing : Address



**Field Description**

Bits	Field Name	Description	Default Value
0	valid	If this is set(=1) then this entry is valid	0x0
1	stat	If this is set(=1) then this entry will not be aged out	0x0
2	hit	If set then this entry has been looked up during the age time	0x0

**13.7.24 Force Unknown PPPoE Packet To Specific Egress Queue**

If a packet was not detected to be either a IPv4, IPv6 or MPLS there is a option to force these packets to a certain egress packet queue. Unknown packet types are packets which are not IPv4,IPv6 or MPLS.

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address Space: 29056

**Field Description**

Bits	Field Name	Description	Default Value
0	forcePrioQueue	When set, unknown PPPoE packet types is forced to a certain egress queue	0x0
3:1	forceQueue	The egress queue which the packet shall be send to	0x0

**13.7.25 Ingress Port Packet Type Filter**

This sets up which packets are to be dropped or allowed on each source port. Each entry corresponds to one ingress port.

Number of Entries : 9  
 Type of Operation: Read and Write  
 Address Space: 29057 to 29065  
 Addressing : address



**Field Description**

Bits	Field Name	Description	Default Value
0	dropCtaggedVlans	Drop or allow Customer VLANs which as 8100 tagged on this source port. 1 = Drop C-VLAN, 0 = Allow Customer VLANs.	0x0
1	dropStaggedVlans	Drop or allow Service VLANs which as 88a8 tagged on this source port. 1 = Drop S-VLAN, 0 = Allow Service VLANs.	0x0
2	dropUntaggedVlans	Drop or Allow packets which are non-VLAN tagged on this source port. 0 = Allow non VLAN tagged packets, 1 = Dont allow non-tagged packets.	0x0
3	drop802_1_ah	Drop or Allow packets which are 802.1AH tagged on this source port. 0 = Allow 802.1AH tagged packets, 1 = Dont allow 802.1AH packets.	0x0
4	dropIPv4Packets	Drop or allow IPv4 packets on this source port. 0 = Allow IPv4, 1 = Drop IPv4.	0x0
5	dropIPv6Packets	Drop or allow IPv6 packets on this source port. 0 = Allow IPv6, 1 = Drop IPv6.	0x0
6	dropMPLSPackets	Drop or allow MPLS packets on this source port. 0 = Allow MPLS, 1 = Drop MPLS.	0x0
7	dropIPv4MulticastPackets	Drop or allow IPv4 Multicast packets on this source port. 0 = Allow IPv4 MC, 1 = Drop IPv4 MC packets	0x0
8	dropIPv6MulticastPackets	Drop or allow IPv6 Multicast packets on this source port. 0 = Allow IPv6 MC, 1 = Drop IPv6 MC packets	0x0
9	dropL2BroadcastFrames	Drop or allow L2 Broadcast frames on this source port. 0 = Allow L2 Broadcast frames, 1 = Drop L2 Broadcast frames.	0x0

**13.7.26 Ingress First ACL Result Operation Entries**

The highest entry rule that is matched by the ingress first ACL comparison will determine what operations to perform by looking up corresponding entry number in this table.

Number of Entries : 32  
 Type of Operation: Read and Write  
 Address Space: 29075 to 29106  
 Addressing : address



**Field Description**

Bits	Field Name	Description	Default Value
0	dropEnable	If this acl entry is being hit the packet shall be dropped. 1= Drop, 0 = Dont drop.	0x0
1	sendToCpu	If this acl entry comparion is true then the packet is sent to the cpu.	0x0
4:2	forcePrio	The egress packet queue priority which shall be assigned to the packet if the forceEgressPrio field is set	0x0
5	forceEgressPrio	If the address was withing the range the packet shall have a forced egress port queue priority. Please see the Egress Queue Priority Selection Diagram 7.1, 1 = Force priority according to the true path in the diagram, 0 = Assignment of priority according the Matches MAC Range,ACL Miss false path in the diagram	0x0
6	sendToPort	Send the packet to a specific port. 1= Send to port, 0 = Dont send.	0x0
10:7	destPort	The port which the packet shall be sent to.	0x0

**13.7.27 Ingress Second ACL Result Operation Entries**

The highest entry rule that is matched by the ingress second ACL comparison will determine what operations to perform by looking up corresponding entry number in this table.

Number of Entries : 8  
 Type of Operation: Read and Write  
 Address Space: 29107 to 29114  
 Addressing : address

**Field Description**

Bits	Field Name	Description	Default Value
0	dropEnable	If this acl entry is being hit the packet shall be dropped. 1= Drop, 0 = Dont drop.	0x0
1	sendToCpu	If this acl entry comparion is true then the packet is sent to the cpu.	0x0
4:2	forcePrio	The egress packet queue priority which shall be assigned to the packet if the forceEgressPrio field is set	0x0
5	forceEgressPrio	If the address was withing the range the packet shall have a forced egress port queue priority. Please see the Egress Queue Priority Selection Diagram 7.1, 1 = Force priority according to the true path in the diagram, 0 = Assignment of priority according the Matches MAC Range,ACL Miss false path in the diagram	0x0
6	sendToPort	Send the packet to a specific port. 1= Send to port, 0 = Dont send.	0x0
10:7	destPort	The port which the packet shall be sent to.	0x0

**13.7.28 Send to CPU**

Filtering settings to control traffic to the CPU port





Number of Entries : 1  
 Number of Addresses per Entry : 2  
 Type of Operation: Read and Write  
 Address Space: 29115

#### Field Description

Bits	Field Name	Description	Default Value
0	allowBpdu	If set, then packets which have the Destination MAC Address equals to 01:80:C2:00:00:00 will be sent to the CPU port	0x1
1	allowRstBpdu	If set, then packets which have the Destination MAC Address equals to 01:00:0C:CC:CC:CD will be sent to the CPU port	0x1
2	uniqueCpuMac	If set, unicast packets can be sent to the CPU port only when the Destination MAC Address equals the customized CPU MAC address	0x0
50:3	cpuMacAddr	The customized CPU MAC address, only valid if uniqueCpuMAC is set(=1)	0x0

### 13.7.29 L2 Lookup Collision Table

Collision memory for the MAC address and the global identifier

Number of Entries : 8  
 Number of Addresses per Entry : 2  
 Type of Operation: Read and Write  
 Address Space: 29117 to 29132  
 Addressing : Address

#### Field Description

Bits	Field Name	Description	Default Value
47:0	macAddr	MAC address	0x0
59:48	gid	Global identifier from the VLAN tables	0x0

### 13.7.30 Reserved Destination MAC Address Range

The reserved destination mac addresses ranges to compare. The range is from the start address to the stop address, is a mac address is between these ranges it shall be considered a reserved destination mac address. The reserved mac addresses makes it possible to force a egress port queue priority by using the force egress priority register.

Number of Entries : 8  
 Number of Addresses per Entry : 4  
 Type of Operation: Read and Write  
 Address Space: 29133 to 29164  
 Addressing : address



**Field Description**

Bits	Field Name	Description	Default Value
8:0	enable	Enable the reserved DA check per source port. If a bit is set to one, the reserved mac DA range is activated for that source port	0x0
56:9	startAddr	The reserved mac start address to compare destination addresses to	0x0
104:57	stopAddr	The reserved mac end address to compare destination addresses to	0x0
105	dropEnable	If the address was within the range the packet shall be dropped.	0x0
106	sendToCpu	If the address was within the range the packet shall be sent to the cpu	0x0
107	forceEgressPrio	If the address was withing the range the packet shall have a forced egress port queue priority. Please see the Egress Queue Priority Selection Diagram 7.1, 1 = Force priority according to the true path in the diagram, 0 = Assignment of priority according the Matches MAC Range false path in the diagram	0x0
110:108	forcePrio	The egress packet queue priority which shall be assigned to the packet if the force egress port priority is set	0x0

**13.7.31 Reserved Source MAC Address Range**

The reserved source mac addresses ranges. The range is from the start address to the stop address, is a mac address is between these ranges it shall be considered a reserved source mac address. The reserved mac addresses makes it possible to force a egress port queue priority by using the force egress priority register.

Number of Entries : 8  
 Number of Addresses per Entry : 4  
 Type of Operation: Read and Write  
 Address Space: 29165 to 29196  
 Addressing : address

**Field Description**

Bits	Field Name	Description	Default Value
0	enable	If set to one, the reserved mac SA range is activated	0x0
48:1	startAddr	The reserved mac start address to compare source addresses to	0x0
96:49	stopAddr	The reserved mac stop address to compare source addresses to	0x0
97	dropEnable	If the address was within the range the packet shall be dropped. One bit per port	0x0
98	sendToCpu	If the address was within the range the packet shall be sent to the cpu	0x0
99	forceEgressPrio	If the address was withing the range the packet shall have a forced egress port priority, 1 = force priority, 0 = normal packet priority assignment.	0x0
102:100	forcePrio	The egress packet priority which shall be assigned to the packet if the force egress port priority is set	0x0



### 13.7.32 Ingress First ACL Match Data Entries

All packets entering the switch will be subjected to the ACL filtering. This allows custom packet processing to be done for certain selected packets. Each of the fields has a valid bit saying if in each entry the comparison for this shall be included or not.

Number of Entries :	32
Number of Addresses per Entry :	16
Type of Operation:	Read and Write
Address Space:	29197 to 29708
Addressing :	address





## Field Description

Bits	Field Name	Description	Default Value
8:0	ports	For which ports should this filter rule apply.	0x0
9	compareDaMac	In this acl entry shall the DA Mac address be compared. 1 = include the DA MAC in the comparison, 0 = dont include the DA Mac in the comparison	0x1
57:10	daMac	The Destination MAC address to be compared	0x0
58	compareSaMac	In this acl entry shall the SA Mac address be compared. 1 = include the SA MAC in the comparison, 0 = dont include the SA Mac in the comparison	0x1
106:59	saMac	The source MAC address to be compared	0x0
107	compareCvlan	In this acl entry shall the C-VLAN identifier be compared. 1 = include the C-VLAN identifier in the comparison, 0 = dont include the C-VLAN identifier in the comparison	0x1
119:108	cVlan	The C-VLAN identifier to be compared	0x0
120	compareSvlan	In this acl entry shall the S-VLAN identifier be compared. 1 = include the S-VLAN identifier in the comparison, 0 = dont include the S-VLAN identifier in the comparison	0x1
132:121	sVlan	The S-VLAN identifier to be compared	0x0
133	compareEthType	In this acl entry shall the Ethernet Type after a potential SVLAN or CCLAN identifier be compared. 1 = include the Ethernet identifier in the comparison, 0 = dont include the Ethernet Type in the comparison	0x1
149:134	ethType	The Ethernet type identifier to be compared	0x0
150	compareFirstByte	In this acl entry shall the first byte after the Ethernet Type be compared. 1 = include the first byte in the comparison, 0 = dont include the first byte in the comparison	0x1
158:151	firstByte	The byte to be compared	0x0
159	compareTosByte	In this acl entry shall the TOS byte from the IP header be compared. 1 = include the TOS byte in the comparison, 0 = dont include the TOS byte in the comparison	0x1
167:160	tosByte	The TOS identifier to be compared	0x0
168	compareExpBits	In this acl entry shall the EXP bits in the first MPLS label be compared. 1 = include the Exp bits in the comparison, 0 = dont include the EXP in the comparison	0x1
171:169	exp	The EXP bits to be compared	0x0
172	compareSaIP	In this acl entry shall the source address (SA) in the IP packet be compared. 1 = include the IP SA in the comparison, 0 = dont include the SA IP in the comparison	0x1
173	typeOfSaIP	Is this comparison a IPv4 or IPv6. 1= IPv4 address, which located on the lower 32 bits from bit 0 to 31, 0 = IPv6 address.	0x1
301:174	sa	The IP source address to compare. If to be used as a IPv4 address the use bits 31:0.	0x0
302	compareDaIP	In this acl entry shall the destination address (DA) in the IP packet be compared. 1 = include the IP DA in the comparison, 0 = dont include the DA IP in the comparison	0x1
303		Is this comparison a IPv4 or IPv6. 1= IPv4 address,	0x1



### 13.7.33 Ingress Second ACL Match Data Entries

All packets entering the switch will be subjected to the ACL filtering. This allows custom packet processing to be done for certain selected packets. Each of the fields has a valid bit saying if in each entry the comparison for this shall be included or not.

Number of Entries :	8
Number of Addresses per Entry :	16
Type of Operation:	Read and Write
Address Space:	29709 to 29836
Addressing :	address





## Field Description

Bits	Field Name	Description	Default Value
8:0	ports	For which ports should this filter rule apply.	0x0
9	compareDaMac	In this acl entry shall the DA Mac address be compared. 1 = include the DA MAC in the comparison, 0 = dont include the DA Mac in the comparison	0x1
57:10	daMac	The Destination MAC address to be compared	0x0
58	compareSaMac	In this acl entry shall the SA Mac address be compared. 1 = include the SA MAC in the comparison, 0 = dont include the SA Mac in the comparison	0x1
106:59	saMac	The source MAC address to be compared	0x0
107	compareCvlan	In this acl entry shall the C-VLAN identifier be compared. 1 = include the C-VLAN identifier in the comparison, 0 = dont include the C-VLAN identifier in the comparison	0x1
119:108	cVlan	The C-VLAN identifier to be compared	0x0
120	compareSvlan	In this acl entry shall the S-VLAN identifier be compared. 1 = include the S-VLAN identifier in the comparison, 0 = dont include the S-VLAN identifier in the comparison	0x1
132:121	sVlan	The S-VLAN identifier to be compared	0x0
133	compareEthType	In this acl entry shall the Ethernet Type after a potential SVLAN or CCLAN identifier be compared. 1 = include the Ethernet identifier in the comparison, 0 = dont include the Ethernet Type in the comparison	0x1
149:134	ethType	The Ethernet type identifier to be compared	0x0
150	compareFirstByte	In this acl entry shall the first byte after the Ethernet Type be compared. 1 = include the first byte in the comparison, 0 = dont include the first byte in the comparison	0x1
158:151	firstByte	The byte to be compared	0x0
159	compareTosByte	In this acl entry shall the TOS byte from the IP header be compared. 1 = include the TOS byte in the comparison, 0 = dont include the TOS byte in the comparison	0x1
167:160	tosByte	The TOS identifier to be compared	0x0
168	compareExpBits	In this acl entry shall the EXP bits in the first MPLS label be compared. 1 = include the Exp bits in the comparison, 0 = dont include the EXP in the comparison	0x1
171:169	exp	The EXP bits to be compared	0x0
172	compareSaIP	In this acl entry shall the source address (SA) in the IP packet be compared. 1 = include the IP SA in the comparison, 0 = dont include the SA IP in the comparison	0x1
173	typeOfSaIP	Is this comparison a IPv4 or IPv6. 1= IPv4 address, which located on the lower 32 bits from bit 0 to 31, 0 = IPv6 address.	0x1
301:174	sa	The IP source address to compare. If to be used as a IPv4 address the use bits 31:0.	0x0
302	compareDaIP	In this acl entry shall the destination address (DA) in the IP packet be compared. 1 = include the IP DA in the comparison, 0 = dont include the DA IP in the comparison	0x1
303		Is this comparison a IPv4 or IPv6. 1= IPv4 address,	0x1





**13.7.34 Learning Enable**

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address: 29837

**Field Description**

Bits	Field Name	Description	Default Value
0	enable	Enable or disable the learning engine 1/0 = ON/OFF	0x1

**13.7.35 Age Enable**

Toggle to enable (1) or disable (0) aging of L2 table entries

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address: 29839

**Field Description**

Bits	Field Name	Description	Default Value
0	enable	Toggle the aging of L2 entries 1/0 = ON/OFF	0x0

**13.7.36 Time to Age**

Interval period after which L2 table entries are aged out

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address: 29840

**Field Description**

Bits	Field Name	Description	Default Value
31:0	cycles	Cycles after which aging should kick in.	0x3a98

**13.7.37 Learning And Aging Software Access Control**

Give software full control over the learning and aging tables by setting all three fields to 1. It is not allowed to partly set the three fields.

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address: 29841



**Field Description**

Bits	Field Name	Description	Default Value
0	pauseLearning	If set, the learning engine will be deactivated till this bit is reset to 0 again	0x0
1	pauseAging	If set, the aging engine will be deactivated till this bit is reset to 0 again	0x0
2	pauseRefreshing	If set, the refresh engine for entry bit updating will be deactivated till this bit is reset to 0 again	0x0

**13.7.38 MBSC Configuration**

Configure MBSC for egress ports

Number of Entries : 9  
 Number of Addresses per Entry : 8  
 Type of Operation: Read and Write  
 Address Space: 29981 to 30052  
 Addressing : Egress port

**Field Description**

Bits	Field Name	Description	Default Value
31:0	bucketCapacity	Capacity of token bucket for this port	0x51
63:32	initialSize	Initial number of tokens	0x51
64	packetOrBytes	Tokens will be counted in Bytes/Packets(0/1)	0x1
96:65	tokenIn	Token input rate for bucket	0x5
128:97	cyclesIn	Time period, in clock cycles, after which tokens are added to bucket.	0x38c
160:129	minTokens	Minimum number of tokens in bucket to continue transmission.	0x48

**13.7.39 MBSC Current Size**

Number of tokens in the token buffer at this time.

Number of Entries : 9  
 Type of Operation: Read Only  
 Address Space: 30053 to 30061  
 Addressing : Egress port

**Field Description**

Bits	Field Name	Description	Default Value
31:0	currentSize	Number of tokens currently in the token bucket for this port	0x0

**13.7.40 MBSC Enable**

Bitmask to turn Storm Control ON/OFF (1/0) for destination ports

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address: 30062



**Field Description**

Bits	Field Name	Description	Default Value
8:0	enable	Bitmask where each index corresponds to respective port	0x0

**13.7.41 MBSC Status**

Storm control current status bits. Represents the current status of the mbsc buckets. A high bit corresponds to a port which can transmit while a low means all multicast packets on this will be dropped.

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 30063

**Field Description**

Bits	Field Name	Description	Default Value
8:0	STAT	Storm Control output	0x1ff

**13.8 Shared Buffer Memory****13.8.1 Buffer Free**

The number of cells available in the buffer memory for incoming packets.

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 1

**Field Description**

Bits	Field Name	Description	Default Value
10:0	cells	Number of free cells	0x400

**13.8.2 Drain Port**

Drop all packets on all queues of a specific port without sending them out

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address: 2

**Field Description**

Bits	Field Name	Description	Default Value
3:0	drainPort	The egress port to be drained. Only valid if drainEnable is set	0x0
4	drainEnable	If set, drain queue is enabled	0x0



### 13.8.3 Output Disable

Bitmask for disabling the egress queues on egress ports

Number of Entries : 9  
 Type of Operation: Read and Write  
 Address Space: 29842 to 29850  
 Addressing : Egress port

#### Field Description

Bits	Field Name	Description	Default Value
0	egressQueue0Disabled	If set, stop scheduling new packets for output from queue 0 on this egress port	0x0
1	egressQueue1Disabled	If set, stop scheduling new packets for output from queue 1 on this egress port	0x0
2	egressQueue2Disabled	If set, stop scheduling new packets for output from queue 2 on this egress port	0x0
3	egressQueue3Disabled	If set, stop scheduling new packets for output from queue 3 on this egress port	0x0
4	egressQueue4Disabled	If set, stop scheduling new packets for output from queue 4 on this egress port	0x0
5	egressQueue5Disabled	If set, stop scheduling new packets for output from queue 5 on this egress port	0x0
6	egressQueue6Disabled	If set, stop scheduling new packets for output from queue 6 on this egress port	0x0
7	egressQueue7Disabled	If set, stop scheduling new packets for output from queue 7 on this egress port	0x0

### 13.8.4 Redirect

Direct packets from one egress port to another egress port

Number of Entries : 1  
 Type of Operation: Read and Write  
 Address: 29853

#### Field Description

Bits	Field Name	Description	Default Value
0	redirectEnabled	If set, redirect is enabled	0x0
4:1	fromEgressPort	The egress port that redirect from	0x0
8:5	toEgressPort	The egress port that redirect to. Only valid if redirectEnabled is set	0x0

### 13.8.5 Egress Port Resource Management

The number of packets available in the buffer memory for each egress port

Number of Entries : 9  
 Type of Operation: Read Only  
 Address Space: 29854 to 29862  
 Addressing : Egress port



**Field Description**

Bits	Field Name	Description	Default Value
10:0	packets	Available number of packets for egress port	0x0

**13.8.6 Egress Queue Resource Management**

The number of packets available in the buffer memory for each egress queue

Number of Entries : 72  
 Type of Operation: Read Only  
 Address Space: 29863 to 29934  
 Addressing : (Egress Port)+(Egress Queue)

**Field Description**

Bits	Field Name	Description	Default Value
10:0	packets	Available number of packets for a queue on egress port	0x0

**13.9 Statistics****13.9.1 Drain Port Drop**

Counter for the number of packets dropped due to the port is drained

Number of Entries : 9  
 Type of Operation: Read Only  
 Address Space: 3 to 11  
 Addressing : Egress port

**Field Description**

Bits	Field Name	Description	Default Value
31:0	packets	The number of dropped packets	0x0

**13.9.2 Serial to Parallel Overflow Drop**

Counter for the number of packets dropped due to a FIFO overflow in the SP-converter

Number of Entries : 9  
 Type of Operation: Read Only  
 Address Space: 12 to 20  
 Addressing : Ingress port

**Field Description**

Bits	Field Name	Description	Default Value
31:0	packets	The number of dropped packets on this ingress port	0x0



### 13.9.3 Serial to Parallel Broken Drop

Counter for the number of broken packets dropped in the SP-converter

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 21

#### Field Description

Bits	Field Name	Description	Default Value
31:0	packets	The number of dropped packets	0x0

### 13.9.4 Egress Packet Filtering Drop

The number of packets dropped due to egress packet filtering

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 22

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

### 13.9.5 Ingress Packet Filtering Drop

The number of packets dropped due to ingress packet filtering

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 23

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

### 13.9.6 Ingress First ACL Drop

The number of packets dropped due to the first ingress ACL

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 24

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0



### 13.9.7 Ingress Second ACL Drop

The number of packets dropped due to the second ingress ACL

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 25

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

### 13.9.8 Empty Mask Drop

The number of packets dropped due to an empty destination port mask

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 26

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

### 13.9.9 L2 Flag Drop

The number of packets dropped due to a drop flag in an entry of L2 Destination Table

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 27

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

### 13.9.10 MBSC Drop

The number of packets dropped due to MBSC

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 28

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0



### 13.9.11 Reserved MAC Address Drop

The number of packets dropped due to MAC address being in the reserved address range

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 29

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

### 13.9.12 Egress Spanning Tree Drop

The number of packets dropped due to a fail in egress spanning tree check

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 30

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

### 13.9.13 Egress Port Overuse Drop with Low Priority

The number of packets dropped due to insufficient free space in the buffer memory when a low priority unicast packet comes in

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 31

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

### 13.9.14 Egress Port Overuse Drop with High Priority

The number of packets dropped due to insufficient free space in the buffer memory when a high priority unicast packet comes in

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 32

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0





### 13.9.15 Multicast Overuse Drop with Low Priority

The number of packets dropped due to insufficient free space in the buffer memory when a low priority multicast packet comes in

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 33

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

### 13.9.16 Multicast Overuse Drop with High Priority

The number of packets dropped due to insufficient free space in the buffer memory when a high priority multicast packet comes in

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 34

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

### 13.9.17 Ingress Spanning Tree Drop: Listen

The number of packets dropped due to ingress spanning tree check

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 35

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

### 13.9.18 Ingress Spanning Tree Drop: Learning

The number of packets dropped due to ingress spanning tree check

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 36

#### Field Description

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0



**13.9.19 Ingress Spanning Tree Drop: Blocking**

The number of packets dropped due to ingress spanning tree check

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 37

**Field Description**

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

**13.9.20 VLAN Member Drop**

The number of packets dropped due to not a VLAN member

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 38

**Field Description**

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

**13.9.21 Minimum Allowed VLAN Drop**

The number of packets dropped due to insufficient VLAN tags

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 39

**Field Description**

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

**13.9.22 Maximum Allowed VLAN Drop**

The number of packets dropped due to too many VLAN tags

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 40

**Field Description**

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0



**13.9.23 Not Learnt**

Number of Entries : 1  
 Type of Operation: Read Only  
 Address: 29838

**Field Description**

Bits	Field Name	Description	Default Value
31:0	entries	Entries not learnt due to fifo full	0x0

**13.9.24 Buffer Overflow Drop**

Counter for the number of packets dropped due to the shared buffer memory being full.

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 29851

**Field Description**

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

**13.9.25 Buffer Broken Drop**

Counter for the number of broken packets dropped in the shared buffer memory.

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 29852

**Field Description**

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0

**13.9.26 Egress Port Disabled Drop**

The number of packets dropped due to egress port disabled

Number of Entries : 1  
 Type of Operation: Read Only. Clear on Read  
 Address: 29935

**Field Description**

Bits	Field Name	Description	Default Value
23:0	packets	The number of dropped packets	0x0





## Chapter 14

# FlexSwitch Configuration

This chapter enlists the parameters that have been used to configure this instance of the IP.

Number of ports	9
Port speed	10.0 Gbit
Number of queues per port	8
Number of Switch Slices	1
Core clock frequency	135 Mhz
Cell size	1280 bits
Number of Cells in buffer memory	1024

### 14.1 Ingress Packet Processing Application Code

This section lists the PAC programs which were used to generate the ingress packet processing.

Ingress Packet Program (PAC) files	pktprog/new/l2/vlanIngressV1/ingressVlan.pac
Ingress Packet Program (PAH) files	pktprog/new/l2/vlanIngressV1/local.pah
Ingress Packet Program (OBJ) files	stdlib l2functions l2hdr l3functions l3hdr
Ingress YML files	settings/hw.yml settings/pac_ipp0.yml settings/hw_ipp0.yml

### 14.2 Egress Packet Processing Application Code

This section shows the PAC programs which was used to generate the egress packet processing.

Egress Packet Program (PAC) files	pktprog/new/l2/vlanEgressV1/egressVlan.pac
Egress Packet Program (PAH) files	pktprog/new/l2/vlanEgressV1/local.pah
Egress Packet Program (OBJ) files	stdlib l2functions l2hdr l3functions l3hdr
Egress YML file	settings/pac_epp0.yml settings/hw_epp0.yml